Automated Testing of Mixed-Signal Integrated Circuits by Topology Modification

被引：0

作者：

Coyette, Anthony ^{[1
]}

Esen, Baris ^{[1
]}

Vanhooren, Ronny ^{[1
]}

Dobbelaere, Wim ^{[1
]}

Gielen, Georges ^{[1
]}

机构：

[1] Katholieke Univ Leuven, Dept Elect Engn, Kasteelpk Arenberg 10, B-3001 Leuven, Belgium

来源：

2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS) | 2015年

关键词：

Design-for-Testability; controllability; observability; low-overhead; co-optimization; ANALOG;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A general method is proposed to automatically generate a DfT solution aiming at the detection of catastrophic faults in analog and mixed-signal integrated circuits. The approach consists in modifying the topology of the circuit by pulling up (down) nodes and then probing differentiating node voltages. The method generates a set of optimal hardware implementations addressing the multi-objective problem such that the fault coverage is maximized and the silicon overhead is minimized. The new method was applied to a real-case industrial circuit, demonstrating a nearly 100 percent coverage at the expense of an area increase of about 5 percent.

引用

页数：6

共 50 条

[41] Substrate noise coupling: a pain for mixed-signal systems [J].

Wambacq, P ;

Van der Plas, G ;

Donnay, S ;

Badaroglu, M ;

Soens, C .

VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 :1-14

[42] Challenges in Radio Frequency and Mixed-Signal Circuit Reliability [J].

Reddy, V. ;

Martin, S. ;

Benaissa, K. ;

Chancellor, C. ;

Bhatia, K. ;

Srinivasan, V. ;

Rentala, V. ;

Krishnan, S. ;

Ondrusek, J. .

2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,

[43] Embedding Fault List Compression Techniques in a Design Automation Framework for Analog and Mixed-Signal Structural Testing [J].

Martins, Ricardo ;

Lourenco, Nuno ;

Horta, Nuno ;

Guerreiro, Nuno ;

Santos, Marcelino .

2015 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2015,

[44] Underlap channel metal source/drain SOI MOSFET for thermally efficient low-power mixed-signal circuits [J].

Patil, Ganesh C. ;

Qureshi, S. .

MICROELECTRONICS JOURNAL, 2012, 43 (05) :321-328

[45] Evaluation of Harmonic Cancellation Techniques for Sinusoidal Signal Generation in Mixed-Signal BIST [J].

Malloug, Hani ;

Barragan, Manuel J. ;

Mir, Salvador .

PROCEEDINGS OF THE 2015 IEEE 20TH INTERNATIONAL MIXED-SIGNAL TESTING WORKSHOP (IMSTW), 2015,

[46] PySyn: A Rapid Synthesis for Mixed-Signal Machine Learning Classification [J].

Kenarangi, Farid ;

Partin-Vaisband, Inna .

2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, :712-717

[47] Impact of Stress Acceleration on Mixed-Signal Gate Oxide Lifetime [J].

Yang, Kexin ;

Milor, Linda .

PROCEEDINGS OF THE 2015 IEEE 20TH INTERNATIONAL MIXED-SIGNAL TESTING WORKSHOP (IMSTW), 2015,

[48] New CAD issues and considerations for the design of mixed-signal SOCs [J].

Kao, W ;

Zhang, S .

VLSI Circuits and Systems II, Pts 1 and 2, 2005, 5837 :15-24

[49] Mixed-Signal Physically Unclonable Function With CMOS Capacitive Cells [J].

Kamal, Kamal Y. ;

Muresan, Radu .

IEEE ACCESS, 2019, 7 :130977-130998

[50] Mixed-Signal Overclocked I/O Buffers Model Abstraction for Signal Integrity Assessment [J].

Dghais, Wael ;

Souilem, Malek ;

Alam, Muhammad .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (03) :691-699

← 1 2 3 4 5 →