Automated Testing of Mixed-Signal Integrated Circuits by Topology Modification

被引：0

作者：

Coyette, Anthony ^{[1
]}

Esen, Baris ^{[1
]}

Vanhooren, Ronny ^{[1
]}

Dobbelaere, Wim ^{[1
]}

Gielen, Georges ^{[1
]}

机构：

[1] Katholieke Univ Leuven, Dept Elect Engn, Kasteelpk Arenberg 10, B-3001 Leuven, Belgium

来源：

2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS) | 2015年

关键词：

Design-for-Testability; controllability; observability; low-overhead; co-optimization; ANALOG;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A general method is proposed to automatically generate a DfT solution aiming at the detection of catastrophic faults in analog and mixed-signal integrated circuits. The approach consists in modifying the topology of the circuit by pulling up (down) nodes and then probing differentiating node voltages. The method generates a set of optimal hardware implementations addressing the multi-objective problem such that the fault coverage is maximized and the silicon overhead is minimized. The new method was applied to a real-case industrial circuit, demonstrating a nearly 100 percent coverage at the expense of an area increase of about 5 percent.

引用

页数：6

共 50 条

[31] Fast Mixed-Signal Simulation using SystemC [J].

Hoelldampf, Stefan ;

Zaum, Daniel ;

Neumann, Ingmar ;

Olbrich, Markus ;

Barke, Erich .

2011 IEEE INTERNATIONAL SYSTEMS CONFERENCE (SYSCON 2011), 2011, :527-530

[32] Mixed-signal fault equivalence: search and evaluation [J].

Guerreiro, Nuno ;

Santos, Marcelino .

2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, :377-382

[33] Digitally Assisted Mixed-Signal Circuit Security [J].

Leonhard, Julian ;

Limaye, Nimisha ;

Turk, Shadi ;

Sayed, Alhassan ;

Rizo, Alan Rodrigo Diaz ;

Aboushady, Hassan ;

Sinanoglu, Ozgur ;

Stratigopoulos, Haralampos-G. .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (08) :2449-2462

[34] Voltage Glitch Attacks on Mixed-Signal Systems [J].

Beringuier-Boher, Noemie ;

Hely, David ;

Beroulle, Vincent ;

Gomina, Kamil ;

Rigaud, Jean-Baptiste ;

Tria, Assia ;

Damiens, Joel ;

Gendrier, Philippe ;

Candelier, Philippe .

2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, :379-386

[35] Mixed-Signal Design Using Digital CAD [J].

Unnikrishnan, Vishnu ;

Vesterbacka, Mark .

2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, :6-11

[36] Multi-Directional Space Tessellation to Improve the Decision Boundary in Indirect Mixed-Signal Testing [J].

Gomez-Pau, Alvaro ;

Balado, Luz ;

Figueras, Joan .

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (03) :315-328

[37] Adaptive Test Flow for Mixed-Signal/RF Circuits Using Learned Information from Device Under Test [J].

Yilmaz, Ender ;

Ozev, Sule ;

Butler, Kenneth M. .

INTERNATIONAL TEST CONFERENCE 2010, 2010,

[38] Mixed-Signal Computing for Deep Neural Network Inference [J].

Murmann, Boris .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (01) :3-13

[39] Methodological Research on Design for Testability of Mixed-signal IC [J].

Ju, Shuirong ;

Wang, Jinfei ;

Wang, Tianshe ;

Qin, Dong .

PROCEEDINGS OF THE 2017 2ND INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND ARTIFICIAL INTELLIGENCE (CAAI 2017), 2017, 134 :149-151

[40] Substrate noise coupling: a pain for mixed-signal systems [J].

Wambacq, P ;

Van der Plas, G ;

Donnay, S ;

Badaroglu, M ;

Soens, C .

VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 :1-14

← 1 2 3 4 5 →