Investigation of the Two-State Current Conduction Mechanism in High-k/SiO2 Stacked Dielectric with High Bandgap 4H-SiC Substrate

被引:3
|
作者
Chiang, Jung-Chin [1 ]
Hwu, Jenn-Gwo [1 ]
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Grad Inst Elect Engn, Taipei 10764, Taiwan
关键词
OXIDE; TRAPS;
D O I
10.1149/2.042112jes
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
In the high-k/SiO2 stacked dielectric MOS capacitor, it is believed that the electrons captured by the defects associated with the oxygen vacancies formed in high-k dielectric preparation may affect the trap-assisted tunneling current of the device. In this work, high bandgap material was utilized as substrate for its considerable interface states which are important to enhance the effect of trapped charges on the tunneling current. It was found that the electrons captured in high-k/SiO2 interface layer were crucial to block the current conduction path. Two-state current behavior was clearly observed and investigated by this mechanism. (C) 2011 The Electrochemical Society. [DOI: 10.1149/2.042112jes] All rights reserved.
引用
收藏
页码:G237 / G241
页数:5
相关论文
共 50 条
  • [21] Investigations of 4H-SiC trench MOSFET with integrated high-K deep trench and gate dielectric
    Yao, Jiafei
    Liu, Yuao
    Li, Ang
    Han, Xue
    Yao, Qing
    Yang, Kemeng
    Li, Man
    Chen, Jing
    Zhang, Maolin
    Zhang, Jun
    Guo, Yufeng
    IET POWER ELECTRONICS, 2024, 17 (07) : 869 - 877
  • [22] Anomalously high density of interface states near the conduction band in SiO2/4H-SiC MOS devices
    Das, MK
    Um, BS
    Cooper, JA
    SILICON CARBIDE AND RELATED MATERIALS - 1999 PTS, 1 & 2, 2000, 338-3 : 1069 - 1072
  • [23] Ta2Si thermal oxidation:: a simple route to a high-k gate dielectric on 4H-SiC
    Pérez-Tomás, A
    Godignon, P
    Montserrat, J
    Millán, J
    Mestres, N
    Vennegues, P
    Stoemenos, J
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2004, 7 (12) : F93 - F95
  • [24] Electric dipole formation at high-k dielectric/SiO2 interface
    Han Kai
    Wang Xiaolei
    Yang Hong
    Wang Wenwu
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (03)
  • [25] Direct tunneling gate current model for symmetric double gate junctionless transistor with SiO2/high-k gate stacked dielectric
    S.Intekhab Amin
    R.K.Sarin
    Journal of Semiconductors, 2016, (03) : 41 - 45
  • [26] SiC MOSFETs with thermally oxidized Ta2Si stacked on SiO2 as high-k gate insulator
    Perez-Tomas, A.
    Jennings, M. R.
    Gammon, P. M.
    Roberts, G. J.
    Mawby, P. A.
    Millan, J.
    Godignon, P.
    Montserrat, J.
    Mestres, N.
    MICROELECTRONIC ENGINEERING, 2008, 85 (04) : 704 - 709
  • [27] Electric dipole formation at high-k dielectric/SiO2 interface
    韩锴
    王晓磊
    杨红
    王文武
    Journal of Semiconductors, 2015, 36 (03) : 154 - 156
  • [28] Direct tunneling gate current model for symmetric double gate junctionless transistor with SiO2/high-k gate stacked dielectric
    Amin, S. Intekhab
    Sarin, R. K.
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (03)
  • [29] High Performance SAW Resonators Using LiTaO3/SiO2/4H-SiC Multilayer Substrate
    Li, Ming
    Xia, Xin
    Li, Kunpeng
    Wu, Shuxian
    Zou, Jie
    Chen, Kunfeng
    Tang, Gongbin
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (10) : 1772 - 1775
  • [30] Exploring High-Temperature Reliability of 4H-SiC MOSFETs: A Comparative Study of High-K Gate Dielectric Materials
    Rao, M. V. Ganeswara
    Ramanjaneyulu, N.
    Madugula, Sumalatha
    Dharani, N. P.
    Babu, K. Rajesh
    Sagar, Kallepelli
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2024, 25 (02) : 194 - 200