A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

被引：7

作者：

Lin, Bo-Yu ^{[1
,2
]}

Liu, Shen-Iuan ^{[1
,2
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan

[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2011年 / 58卷 / 10期

关键词：

Fourth-order LC ladder; injection-locked frequency divider (ILFD); phase-locked loop (PLL); voltage-controlled oscillator (VCO);

D O I：

10.1109/TCSII.2011.2164156

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A phase-locked loop (PLL) with the proposed voltage-controlled oscillator (VCO) and a divide-by-2 injection-locked frequency divider (ILFD) is fabricated in 65-nm digital CMOS technology. The proposed VCO and the divide-by-two ILFD operate at the higher and lower poles, respectively, of two fourth-order LC ladders. The frequency ratio between the VCO and its first divide-by-2 ILFD is kept by scaling the inductances and the capacitances. The design considerations of this VCO and the locking range of this ILFD are discussed. The measured locking range of this PLL is 132.1-132.6 GHz. It consumes 120.8 mW from 1.35-V supply, excluding the output buffers. The chip area is 0.96 x 0.92 mm(2).

引用

页码：617 / 621

页数：5

共 50 条

[31] A 50-GHz phase-locked loop in 0.13-μm CMOS
Cao, Changhua
Ding, Yanping
Kenneth, K. O.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (08) : 1649 - 1656
[32] A 1.3V 1.04GHz-1.30GHz CMOS phase-locked loop
Sheen, RRB
Chen, OTC
Chang, RCH
40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 569 - 572
[33] A 4 GHz phase locked loop design in 65 nm CMOS for the Jiangmen Underground Neutrino Observatory detector
Parkalian, N.
Robens, M.
Grewing, C.
Christ, V.
Kruth, A.
Liebau, D.
Muralidharan, P.
Nielinger, D.
Roth, C.
Yegin, U.
Zambanini, A.
van Waasen, S.
JOURNAL OF INSTRUMENTATION, 2018, 13
[34] DIGITAL PHASE-LOCKED LOOP.
Furtney Jr., R.W.
1884, (17):
[35] DYNAMICS OF DIGITAL PHASE-LOCKED LOOP
MAKSAKOV, VP
RADIOTEKHNIKA I ELEKTRONIKA, 1988, 33 (05): : 999 - 1007
[36] DIGITAL PHASE-LOCKED LOOP MODELS
BELYKH, VN
RADIOTEKHNIKA I ELEKTRONIKA, 1979, 24 (11): : 2244 - 2253
[37] A 20 GHz optoelectronic phase-locked loop
Vehovc, Samo
Elektrotehniski Vestnik/Electrotechnical Review, 2001, 68 (05): : 300 - 305
[38] A 600 kHz to 1.2 GHz all-digital delay-locked loop in 65 nm CMOS technology
Chung, Ching-Che
Sheng, Duo
Chang, Chia-Lin
IEICE ELECTRONICS EXPRESS, 2011, 8 (07): : 518 - 524
[39] CMOS switched current phase-locked loop
Leenaerts, DMW
Persoon, GG
Putter, BM
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1997, 144 (02): : 75 - 77
[40] CMOS switched current phase-locked loop
Technical Univ Eindhoven, Eindhoven, Netherlands
IEE Proc Circuits Devices Syst, 2 (75-77):

← 1 2 3 4 5 →