A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

被引：7
|
作者：
Lin, Bo-Yu [1 ,2 ]
Liu, Shen-Iuan [1 ,2 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2011年 / 58卷 / 10期
关键词：
Fourth-order LC ladder; injection-locked frequency divider (ILFD); phase-locked loop (PLL); voltage-controlled oscillator (VCO);
D O I：
10.1109/TCSII.2011.2164156
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A phase-locked loop (PLL) with the proposed voltage-controlled oscillator (VCO) and a divide-by-2 injection-locked frequency divider (ILFD) is fabricated in 65-nm digital CMOS technology. The proposed VCO and the divide-by-two ILFD operate at the higher and lower poles, respectively, of two fourth-order LC ladders. The frequency ratio between the VCO and its first divide-by-2 ILFD is kept by scaling the inductances and the capacitances. The design considerations of this VCO and the locking range of this ILFD are discussed. The measured locking range of this PLL is 132.1-132.6 GHz. It consumes 120.8 mW from 1.35-V supply, excluding the output buffers. The chip area is 0.96 x 0.92 mm(2).
引用
收藏
页码：617 / 621
页数：5
相关论文
共 50 条
  • [21] A 56-to-66 GHz Quadrature Phase-Locked Loop With a Wide Locking Range Divider Chain in 65nm CMOS
    Zhou, Bin
    Zhang, Lei
    Wang, Yan
    Yu, Zhiping
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 455 - 458
  • [22] A V-Band Phase-Locked Loop with a Novel Phase-Frequency Detector in 65 nm CMOS
    Abbas, Waseem
    Mehmood, Zubair
    Seo, Munkyo
    ELECTRONICS, 2020, 9 (09) : 1 - 12
  • [23] A Fully Integrated Phase-Locked Loop with Leakage Current Compensation in 65-nm CMOS Technology
    Park, Se-Chun
    Park, Seung-Baek
    Kim, Soo-Won
    2015 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2015, : 587 - 588
  • [24] 77 GHz phase-locked loop for automobile radar system in 90-nm CMOS technology
    Lin, Yo-Sheng
    Lan, Kai-Siang
    Wang, Chien-Chin
    Lin, Hsin-Chen
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2018, 60 (03) : 546 - 555
  • [25] A 2.9 GHz CMOS Phase-Locked Loop with Improved Ring Oscillator
    Zhang, Yating
    Xing, Zhao
    Peng, Yu
    Zhang, Tian
    Liu, Huihua
    Wu, Yunqiu
    Zhao, Chenxi
    Kang, Kai
    2019 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2019), 2019,
  • [26] A fully integrated 1.2-GHz CMOS phase-locked loop
    Zhao, K
    Man, JH
    Ye, Q
    Ye, TC
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 544 - 547
  • [27] A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS
    Hoshino, Hiroaki
    Tachibana, Ryoichi
    Mitomo, Toshiya
    Ono, Naoko
    Yoshihara, Yoshiaki
    Fujimoto, Ryuichi
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 472 - +
  • [28] A 2.2-2.4 GHz Self-aligned Sub-harmonically Injection-locked Phase-locked Loop using 65 nm CMOS Process
    Yeh, Yen-Liang
    Lu, Cheng-Han
    Li, Meng-Han
    Chang, Hong-Yeh
    Chen, Kevin
    2014 9TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE (EUMIC), 2014, : 269 - 272
  • [29] A 0.56 THz Phase-Locked Frequency Synthesizer in 65 nm CMOS Technology
    Zhao, Yan
    Chen, Zuow-Zun
    Du, Yuan
    Li, Yilei
    Al Hadi, Richard
    Virbila, Gabriel
    Xu, Yinuo
    Kim, Yanghyo
    Tang, Adrian
    Reck, Theodore J.
    Chang, Mau-Chung Frank
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (12) : 3005 - 3019
  • [30] A 50-GHz phase-locked loop in 130-mm CMOS
    Cao, Changhua
    Ding, Yanping
    O, Kenneth K.
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 21 - 24
12345