A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

被引：7
|
作者：
Lin, Bo-Yu [1 ,2 ]
Liu, Shen-Iuan [1 ,2 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2011年 / 58卷 / 10期
关键词：
Fourth-order LC ladder; injection-locked frequency divider (ILFD); phase-locked loop (PLL); voltage-controlled oscillator (VCO);
D O I：
10.1109/TCSII.2011.2164156
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A phase-locked loop (PLL) with the proposed voltage-controlled oscillator (VCO) and a divide-by-2 injection-locked frequency divider (ILFD) is fabricated in 65-nm digital CMOS technology. The proposed VCO and the divide-by-two ILFD operate at the higher and lower poles, respectively, of two fourth-order LC ladders. The frequency ratio between the VCO and its first divide-by-2 ILFD is kept by scaling the inductances and the capacitances. The design considerations of this VCO and the locking range of this ILFD are discussed. The measured locking range of this PLL is 132.1-132.6 GHz. It consumes 120.8 mW from 1.35-V supply, excluding the output buffers. The chip area is 0.96 x 0.92 mm(2).
引用
收藏
页码：617 / 621
页数：5
相关论文
共 50 条
  • [1] A 5 GHz 90-nm CMOS all digital phase-locked loop
    Lu, Ping
    Sjoland, Henrik
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (01) : 49 - 59
  • [2] A 5 GHz 90-nm CMOS all digital phase-locked loop
    Ping Lu
    Henrik Sjöland
    Analog Integrated Circuits and Signal Processing, 2011, 66 : 49 - 59
  • [3] A 283-GHz Fully Integrated Phase-Locked Loop Based on 65-nm CMOS
    Yoo, Junghwan
    Kim, Doyoon
    Kim, Jungsoo
    Song, Kiryong
    Rieh, Jae-Sung
    IEEE TRANSACTIONS ON TERAHERTZ SCIENCE AND TECHNOLOGY, 2018, 8 (06) : 784 - 792
  • [4] A 40 GHz 65 nm CMOS Phase-Locked Loop With Optimized Shunt-Peaked Buffer
    Feng, Chen
    Yu, Xiao Peng
    Lim, Wei Meng
    Yeo, Kiat Seng
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (01) : 34 - 36
  • [5] A 5.91-8.94GHz phase-locked loop in 65 nm CMOS for 5G applications
    Zhou, Pizeng
    Li, Chao
    Kang, Zehui
    Zheng, Shiyuan
    Wu, Liang
    Xue, Quan
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2023, 65 (04) : 975 - 980
  • [6] A 75-GHz phase-locked loop in 90-nm CMOS technology
    Lee, Jri
    Liu, Mingchung
    Wang, Huaide
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (06) : 1414 - 1426
  • [7] Two 122-GHz Phase-Locked Loops in 65-nm CMOS Technology
    Kim, Namhyung
    Song, Kiryong
    Yun, Jongwon
    Yoo, Junghwan
    Rieh, Jae-Sung
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2016, 64 (08) : 2623 - 2630
  • [8] 77 GHz Phase-Locked Loop for Automobile Radar System in 90 nm CMOS Technology
    Lin, Yo-Sheng
    Lan, Kai-Siang
    Lin, Hsin-Chen
    Lin, Yun-Wen
    2018 IEEE RADIO & WIRELESS SYMPOSIUM (RWS), 2018, : 220 - 223
  • [9] A 60 GHz-Standard Compatible Programmable 50 GHz Phase-Locked Loop in 90 nm CMOS
    Barale, F.
    Sen, P.
    Sarkar, S.
    Pinel, S.
    Laskar, J.
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2010, 20 (07) : 411 - 413
  • [10] A V-Band Phase-Locked Loop with a Novel Phase-Frequency Detector in 65 nm CMOS
    Abbas, Waseem
    Mehmood, Zubair
    Seo, Munkyo
    ELECTRONICS, 2020, 9 (09) : 1 - 12
12345