MOGAC: A multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems

被引:138
作者
Dick, RP [1 ]
Jha, NK [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
基金
美国国家科学基金会;
关键词
genetic algorithm; hardware-software cosynthesis; low-power synthesis; multiobjective optimization;
D O I
10.1109/43.728914
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a hardware-software cosynthesis system, called MOGAC, that partitions and schedules embedded system specifications consisting of multiple periodic task graphs. MOGAC synthesizes real-time heterogeneous distributed architectures using an adaptive multiobjective genetic algorithm that can escape local minima. Price and power consumption are optimized while hard real-time constraints are met, MOGAC places no limit on the number of hardware or software processing elements in the architectures it synthesizes, Our general model for bus and point-to-point communication links allows a number of link types to be used in an architecture. Application-specific integrated circuits consisting of multiple processing elements are modeled, Heuristics are used to tackle multirate systems, as wed as systems containing task graphs whose hyperperiods are large relative to their periods. The application of a multiobjective optimization strategy allows a single cosynthesis run to produce multiple designs that trade off different architectural features. Experimental results indicate that MOGAC has advantages over previous work in terms of solution quality and running time.
引用
收藏
页码:920 / 935
页数:16
相关论文
共 39 条
  • [1] [Anonymous], 1998, P INT WORKSH HARDW S
  • [2] [Anonymous], 1979, Computers and Intractablity: A Guide to the Theoryof NP-Completeness
  • [3] [Anonymous], 1994, SPECIFICATION DESIGN
  • [4] Architecture synthesis and partitioning of real-time systems: A comparison of three heuristic search strategies
    Axelsson, J
    [J]. PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 161 - 165
  • [5] BARROS E, 1994, EURO-DAC '94 WITH EURO-VHDL 94, PROCEEDINGS, P220
  • [6] BREEDEN JL, 1995, P EVOLUTIONARY P MAR, V4, P127
  • [7] LOW-POWER CMOS DIGITAL DESIGN
    CHANDRAKASAN, AP
    SHENG, S
    BRODERSEN, RW
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 473 - 484
  • [8] HARDWARE-SOFTWARE CODESIGN OF EMBEDDED SYSTEMS
    CHIODO, M
    GIUSTO, P
    JURECSKA, A
    HSIEH, HC
    SANGIOVANNIVINCENTELLI, A
    LAVAGNO, L
    [J]. IEEE MICRO, 1994, 14 (04) : 26 - 36
  • [9] Chou P. H., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P22, DOI 10.1109/ISSS.1995.520608
  • [10] DAMBROSIO J, 1994, P INT WORKSH HARDW S, V14, P34