CMP applications for sub-0.25μm process technologies

被引：0
|
作者：
Pramanik, D [1 ]
Weling, M [1 ]
Lin, XW [1 ]
机构：
[1] VLSI Technol Inc, San Jose, CA 95131 USA
来源：
CHEMICAL MECHANICAL PLANARIZATION IN INTEGRATED CIRCUIT DEVICE MANUFACTURING | 1998年 / 98卷 / 07期
关键词：
D O I：
暂无
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
This paper shows how CMP is a key enabler for sub-0.25 mu m processes - CMP can be effectively used in process architectures to form shallow trench isolation, metallize gates, form Cu-based interconnects and low "k" dielectrics. We describe the CMP challenges for these various process applications, review their current status and future trends, and suggest some novel techniques to improve their implementation.
引用
收藏
页码：1 / 8
页数：8
相关论文
共 50 条
  • [41] Threshold voltage (VT) control of sub-0.25μm processes using mercury gate MOS capacitors
    Hillard, RJ
    Mazur, RG
    Sherbondy, JC
    Peitersen, L
    Wilson, M
    Herlocher, R
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 1998, 449 : 240 - 244
  • [42] Optical proximity correction methodology to counteract mask error effects in sub-0.25 μm lithography generations
    Kim, K
    Lilygren, J
    Madhavan, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (12B): : 6681 - 6685
  • [43] A mass transfer model for the pulse plating of copper into high aspect ratio sub-0.25μm trenches
    Varadarajan, D
    Lee, CY
    Duquette, DJ
    Gill, WN
    ELECTROCHEMICAL PROCESSING IN ULSI FABRICATION AND SEMICONDUCTOR/METAL DEPOSITION II, PROCEEDINGS, 1999, 99 (09): : 61 - 70
  • [44] A unified substrate current model for weak and strong impact ionization in sub-0.25μm NMOS devices
    Ramaswamy, S
    Amerasekera, A
    Chang, MC
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 885 - 888
  • [45] Integration of multi-level copper metallization into a high performance sub-0.25μm CMOS technology
    Venkatesan, S
    Venkatraman, R
    Jain, A
    Mendonca, J
    Anderson, S
    Angyal, M
    Capasso, C
    Cope, J
    Crabtree, P
    Das, S
    Farkas, J
    Filipiak, S
    Fiordalice, B
    Hamilton, G
    Herrick, M
    Kawasaki, H
    Islam, R
    King, C
    Klein, J
    Lii, T
    Misra, V
    Reid, K
    Simpson, C
    Smith, B
    Sparks, T
    Watts, D
    Weitzman, EJ
    Wilson, B
    ICCDCS 98: PROCEEDINGS OF THE 1998 SECOND IEEE INTERNATIONAL CARACAS CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, 1998, : 146 - 152
  • [46] Global pattern density effects on aluminum alloy etching for sub-0.25 μm technology logic devices
    Baek, KH
    Kim, KH
    Hwang, CH
    Lee, DH
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (06): : 2104 - 2107
  • [47] Ultrathin oxide for sub-0.25 mu m technology in silicon IC's: Impact of stacking & nitridation
    Roy, PK
    Ma, Y
    MICROELECTRONIC DEVICE TECHNOLOGY, 1997, 3212 : 61 - 71
  • [48] Elimination of stress-induced defects in polybuffered LOCOS isolation scheme for sub-0.25 mu m designs
    Deleonibus, S
    Martin, F
    Heitzmann, M
    Guibert, JC
    Papon, AM
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1997, 144 (06) : L164 - L166
  • [49] A tertiary current distribution model for the pulse plating of copper into high aspect ratio sub-0.25 μm trenches
    Varadarajan, D
    Lee, CY
    Krishnamoorthy, A
    Duquette, DJ
    Gill, WN
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2000, 147 (09) : 3382 - 3392
  • [50] Critical dimension control optimization methodology on shallow trench isolation substrate for sub-0.25 μm technology gate patterning
    Fan, MH
    Gerung, H
    Yelehanka, PR
    Cheng, A
    Zhou, MS
    Chi, C
    Tan, CH
    Xie, J
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (02): : 456 - 460
12345