CMP applications for sub-0.25μm process technologies

被引：0
|
作者：
Pramanik, D [1 ]
Weling, M [1 ]
Lin, XW [1 ]
机构：
[1] VLSI Technol Inc, San Jose, CA 95131 USA
来源：
CHEMICAL MECHANICAL PLANARIZATION IN INTEGRATED CIRCUIT DEVICE MANUFACTURING | 1998年 / 98卷 / 07期
关键词：
D O I：
暂无
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
This paper shows how CMP is a key enabler for sub-0.25 mu m processes - CMP can be effectively used in process architectures to form shallow trench isolation, metallize gates, form Cu-based interconnects and low "k" dielectrics. We describe the CMP challenges for these various process applications, review their current status and future trends, and suggest some novel techniques to improve their implementation.
引用
收藏
页码：1 / 8
页数：8
相关论文
共 50 条
  • [21] Copper dual damascene wiring for sub-0.25μm CMOS technology
    Heidenreich, J
    Edelstein, D
    Goldblatt, R
    Cote, W
    Uzoh, C
    Lustig, N
    McDevitt, T
    Stamper, A
    Simon, A
    Dukovic, J
    Andricacos, P
    Wachnik, R
    Rathore, H
    Katsetos, T
    McLaughlin, P
    Luce, S
    Slattery, J
    PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 151 - 153
  • [22] Full copper wiring in a sub-0.25 μm CMOS ULSI technology
    Edelstein, D
    Heidenreich, J
    Goldblatt, R
    Cote, W
    Uzoh, C
    Lustig, N
    Roper, P
    McDevitt, T
    Motsiff, W
    Simon, A
    Dukovic, J
    Wachnik, R
    Rathore, H
    Schulz, R
    Su, L
    Luce, S
    Slattery, J
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 773 - 776
  • [23] Fabrication of microstructures for studies of electromigration in sub-0.25 mu m metal interconnections
    Lee, KY
    Hu, CK
    Shaw, T
    Kuan, TS
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1995, 13 (06): : 2869 - 2874
  • [24] CD control using SiON BARL processing for sub-0.25 μm lithography
    Zhang, F
    de Beeck, MO
    Schaekers, M
    Ronse, K
    Conley, W
    Gopalan, P
    Gangala, H
    Dusa, M
    Bendik, J
    MICROELECTRONIC ENGINEERING, 1999, 46 (1-4) : 51 - 54
  • [25] Quantitative line edge roughness characterization for sub-0.25 μm DUV lithography
    Kant, A
    Talor, G
    Samarakone, N
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XIII, PTS 1 AND 2, 1999, 3677 : 35 - 42
  • [26] Advanced LPCVD BPSG deposition for sub-0.25 mu m microelectronic fabrication
    Ilg, M
    Kirchhoff, M
    Nguyen, S
    PROCEEDINGS OF THE THIRTEENTH INTERNATIONAL CONFERENCE ON CHEMICAL VAPOR DEPOSITION, 1996, 96 (05): : 863 - 868
  • [27] Application of an electrochemical copper metallization-planarization process to sub-0.25μ features
    Sun, JJ
    Taylor, EJ
    Inman, ME
    Leedy, KD
    Cortez, R
    INTERCONNECT AND CONTACT METALLIZATION FOR ULSI, 2000, 99 (31): : 152 - 161
  • [28] A dual SALICIDE process scalable to sub-0.25-μm CMOS technologies
    Lin, XW
    Weling, M
    Pramanik, D
    PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 93 - 95
  • [29] Practical implementation of alternating PSM to memory device of sub-0.25 mu m technology
    Ahn, CN
    Kim, HE
    Kim, HB
    Baik, KH
    OPTICAL MICROLITHOGRAPHY IX, 1996, 2726 : 444 - 452
  • [30] Optimizing sputtered TiN ARC film properties for lithography of sub-0.25μm interconnect
    Sengupta, SS
    Baker, D
    Sethi, S
    Bothra, S
    ADVANCED INTERCONNECTS AND CONTACT MATERIALS AND PROCESSES FOR FUTURE INTEGRATED CIRCUITS, 1998, 514 : 539 - 546
12345