CMP applications for sub-0.25μm process technologies

被引：0
|
作者：
Pramanik, D [1 ]
Weling, M [1 ]
Lin, XW [1 ]
机构：
[1] VLSI Technol Inc, San Jose, CA 95131 USA
来源：
CHEMICAL MECHANICAL PLANARIZATION IN INTEGRATED CIRCUIT DEVICE MANUFACTURING | 1998年 / 98卷 / 07期
关键词：
D O I：
暂无
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
This paper shows how CMP is a key enabler for sub-0.25 mu m processes - CMP can be effectively used in process architectures to form shallow trench isolation, metallize gates, form Cu-based interconnects and low "k" dielectrics. We describe the CMP challenges for these various process applications, review their current status and future trends, and suggest some novel techniques to improve their implementation.
引用
收藏
页码：1 / 8
页数：8
相关论文
共 50 条
  • [1] CVD Cu process integration for sub-0.25 μm technologies
    Zhang, JM
    Denning, D
    Braeckelmann, G
    Venkatraman, R
    Fiordalice, R
    Weitzman, E
    PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 163 - 165
  • [2] Integration challenges in sub-0.25 μm CMOS-based technologies
    Badenes, G
    Deferm, L
    MICROELECTRONICS JOURNAL, 2000, 31 (11-12): : 861 - 871
  • [3] Dual salicide and self-aligned metal gate formation for sub-0.25μm CMOS technologies using CMP
    Weling, ML
    Lin, XW
    CHEMICAL MECHANICAL PLANARIZATION IN INTEGRATED CIRCUIT DEVICE MANUFACTURING, 1998, 98 (07): : 19 - 25
  • [4] Characterization of polysilicon resistors in sub-0.25μm CMOS ULSI applications
    Liu, WC
    Thei, KB
    Chuang, HM
    Lin, KW
    Cheng, CC
    Ho, YS
    Su, CW
    Wong, SC
    Lin, CH
    Diaz, CH
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (07) : 318 - 320
  • [5] High current effects in silicide films for sub-0.25 μm VLSI technologies
    Banerjee, K
    Hu, CM
    Amerasekera, A
    Kittl, JA
    1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL, 1998, : 284 - 292
  • [6] Silicon nitride polish-stop for CMP of BPSG films on sub-0.25μm DRAMs
    Stephens, J
    Dobuzinsky, D
    Gambino, J
    Glashauser, W
    Huckels, K
    Hanebeck, J
    Kraxenberger, M
    Naeem, M
    Rupp, T
    Sardesai, V
    Wangemann, K
    Wise, M
    CHEMICAL MECHANICAL PLANARIZATION IN IC DEVICE MANUFACTURING III, PROCEEDINGS, 2000, 99 (37): : 234 - 238
  • [7] SOI technology for sub-0.25 μm CMOS
    Maszara, W.P.
    Electron Technology (Warsaw), 1999, 32 (01): : 16 - 20
  • [8] Silicide contacts for sub-0.25 μm devices
    Chen, LJ
    Cheng, SL
    Chang, SM
    Peng, YC
    Huang, HY
    Cheng, LW
    ADVANCED INTERCONNECTS AND CONTACTS, 1999, 564 : 123 - 134
  • [9] Scalability of partially depleted SOI technology for sub-0.25μm logic applications
    Chau, R
    Arghavani, R
    Alavi, M
    Douglas, D
    Greason, J
    Green, R
    Tyagi, S
    Xu, J
    Packan, P
    Yu, S
    Liang, CL
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 591 - 594
  • [10] A self-aligned silicide process technology for sub-0.25 μm geometries
    White, TR
    Kolar, D
    Jahanbani, M
    Frisa, L
    Nagabushnam, R
    Chuang, H
    Tsui, P
    Cope, J
    Pulvirent, L
    Bolton, S
    MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 112 - 119
12345