Super junction LDMOS with P-trench and stepped buried oxide layer for high performance

被引：4

作者：

Tang, Pan-pan ^{[1
]}

Wang, Ying ^{[2
]}

Cao, Fei ^{[2
]}

Yu, Cheng-hao ^{[2
]}

Bao, Meng-tian ^{[1
]}

Luo, Xin ^{[1
]}

机构：

[1] Harbin Engn Univ, Coll Informat & Commun Engn, Harbin 150001, Heilongjiang, Peoples R China

[2] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Minist Educ, Hangzhou 310018, Zhejiang, Peoples R China

来源：

SUPERLATTICES AND MICROSTRUCTURES | 2019年 / 125卷

基金：

美国国家科学基金会;

关键词：

Breakdown voltage; LDMOS; Specific on-resistance; Silicon-on-insulator (SOI); HIGH-VOLTAGE DEVICE; ELECTRIC-FIELD; BREAKDOWN VOLTAGE; SUPERJUNCTION LDMOS; ON-RESISTANCE; POWER MOSFETS; SOI; TRANSISTORS; SIMULATION; IMPROVE;

D O I：

10.1016/j.spmi.2018.11.005

中图分类号：

O469 [凝聚态物理学];

学科分类号：

070205 ;

摘要：

In this paper, a new silicon-on-insulator superjunction lateral double-diffused MOSFET (SOI SJLDMOS) with a p-trench layer and stepped buried oxide, is investigated using 3D numerical simulation. The p-trench layer and stepped buried oxide distinguish it from a conventional SOI SJLDMOS. The etched buried oxide layer, with its stepped buried -oxide structure, which facilitates a more even electric field distribution via the electric field modulation effect, increases the breakdown-voltage (BV). Furthermore, the p-trench layer improves the doping concentration through compensation depletion, which further decreases the specific on-resistance (R-on,R-sp). The simulation indicates that the new device has a higher BV (increased by 29%) than the conventional SOI SJLDMOS. At the same time, R-on,R-sp decreases by 20% for the on-state for a given drift-region length.

引用

页码：198 / 204

页数：7

共 50 条

[41] A 100-V High-Performance SOI Trench LDMOS with Low Cell Pitch [J].

Punetha, Mayank ;

Singh, Yashvir .

JOURNAL OF ELECTRONIC MATERIALS, 2015, 44 (10) :3388-3394

[42] Improved Deep Trench Super-junction LDMOS Breakdown Voltage By Shielded Silicon-Insulator-Silicon Capacitor [J].

Lijuan Wu ;

Qilin Ding ;

Jiaqi Chen .

Silicon, 2021, 13 :3441-3446

[43] Realizing high voltage SJ-LDMOS with non-uniform N-buried layer [J].

Chen, Wanjun ;

Zhang, Bo ;

Li, Zhaoji .

SOLID-STATE ELECTRONICS, 2008, 52 (05) :675-678

[44] A novel partial silicon on insulator high voltage LDMOS with low-k dielectric buried layer [J].

罗小蓉 ;

王元刚 ;

邓浩 ;

Florin Udreab .

ChinesePhysicsB, 2010, 19 (07) :534-540

[45] A Study on the Optimization of Deep-Trench Super Junction Metal Oxide Semiconductor Field-Effect Transistor [J].

Huh, Yoon-Young ;

Choi, Jong-Mun ;

Kim, Jung-Min ;

Kang, Ey-Goo ;

Chung, Hun-Suk .

JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2021, 16 (05) :781-785

[46] A high-voltage SOI MOSFET with a compensation layer on the trenched buried oxide layer [J].

赵秋明 ;

李琦 ;

唐宁 ;

李勇昌 .

Journal of Semiconductors, 2013, (03) :31-34

[47] A high-voltage SOI MOSFET with a compensation layer on the trenched buried oxide layer [J].

Zhao, Qiuming ;

Li, Qi ;

Tang, Ning ;

Li, Yongchang .

JOURNAL OF SEMICONDUCTORS, 2013, 34 (03)

[48] Study of High-Performance GaN-Based Trench CAVET with Stepped Doping Microstructure [J].

Li, Yuan ;

Xu, Liang ;

Guo, Zhiyou ;

Sun, Huiqing .

MICROMACHINES, 2022, 13 (08)

[49] A 200-V SOI p-Channel LDMOS with thick gate oxide layer [J].

Liang, Tao ;

He, Yitao ;

Lu, Lu ;

Qiao, Ming ;

Zhang, Bo .

7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,

[50] A novel partial SOI LDMOSFET with a trench and buried P layer for breakdown voltage improvement [J].

Orouji, Ali A. ;

Mahabadi, S. E. Jamali ;

Keshavarzi, P. .

SUPERLATTICES AND MICROSTRUCTURES, 2011, 50 (05) :449-460

← 1 2 3 4 5 →