Super junction LDMOS with P-trench and stepped buried oxide layer for high performance

被引:4
作者
Tang, Pan-pan [1 ]
Wang, Ying [2 ]
Cao, Fei [2 ]
Yu, Cheng-hao [2 ]
Bao, Meng-tian [1 ]
Luo, Xin [1 ]
机构
[1] Harbin Engn Univ, Coll Informat & Commun Engn, Harbin 150001, Heilongjiang, Peoples R China
[2] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Minist Educ, Hangzhou 310018, Zhejiang, Peoples R China
基金
美国国家科学基金会;
关键词
Breakdown voltage; LDMOS; Specific on-resistance; Silicon-on-insulator (SOI); HIGH-VOLTAGE DEVICE; ELECTRIC-FIELD; BREAKDOWN VOLTAGE; SUPERJUNCTION LDMOS; ON-RESISTANCE; POWER MOSFETS; SOI; TRANSISTORS; SIMULATION; IMPROVE;
D O I
10.1016/j.spmi.2018.11.005
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this paper, a new silicon-on-insulator superjunction lateral double-diffused MOSFET (SOI SJLDMOS) with a p-trench layer and stepped buried oxide, is investigated using 3D numerical simulation. The p-trench layer and stepped buried oxide distinguish it from a conventional SOI SJLDMOS. The etched buried oxide layer, with its stepped buried -oxide structure, which facilitates a more even electric field distribution via the electric field modulation effect, increases the breakdown-voltage (BV). Furthermore, the p-trench layer improves the doping concentration through compensation depletion, which further decreases the specific on-resistance (R-on,R-sp). The simulation indicates that the new device has a higher BV (increased by 29%) than the conventional SOI SJLDMOS. At the same time, R-on,R-sp decreases by 20% for the on-state for a given drift-region length.
引用
收藏
页码:198 / 204
页数:7
相关论文
共 50 条
  • [31] Super junction LDMOS with enhanced dielectric layer electric field for high breakdown voltage
    Wang Wenlian
    Zhang Bo
    Li Zhaoji
    [J]. JOURNAL OF SEMICONDUCTORS, 2011, 32 (02)
  • [32] Numerical Investigation of High-Voltage Partial Buried P/N-Layer SOI LDMOS
    Hu, Yue
    Gong, Yanfei
    Liu, Huazhen
    Xu, Qianqian
    Zhao, Wen-Sheng
    Wang, Jing
    Wang, Ying
    Wang, Gaofeng
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (09) : 3725 - 3733
  • [33] A Stepped Oxide Hetero-Material Gate Trench Power MOSFET for Improved Performance
    Saxena, Raghvendra S.
    Kumar, M. Jagadesh
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (06) : 1355 - 1359
  • [34] A novel high voltage lateral double diffused metal oxide semiconductor (LDMOS) device with a U-shaped buried oxide feature
    Mehrad, Mahsa
    Orouji, Ali A.
    [J]. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2013, 16 (06) : 1977 - 1981
  • [35] A novel high-performance trench lateral double-diffused MOSFET with buried oxide bump layer
    Jia, Hujun
    Shen, Yangyi
    Wang, Huan
    Wang, Xiaojie
    Zhang, Yunfan
    Zhu, Shunwei
    Yang, Yintang
    [J]. MICROELECTRONICS JOURNAL, 2023, 139
  • [36] Compound buried layer SOI high voltage device with a step buried oxide
    Wang Yuan-Gang
    Luo Xiao-Rong
    Ge Rui
    Wu Li-Juan
    Chen Xi
    Yao Guo-Liang
    Lei Tian-Fei
    Wang Qi
    Fan Jie
    Hu Xia-Rong
    [J]. CHINESE PHYSICS B, 2011, 20 (07)
  • [37] Simulation Study of a Deep-Trench LDMOS with Bilateral Super-Junction Drift Regions
    Cheng, J. J.
    Li, P.
    Chen, W. Z.
    Yi, B.
    Chen, X. B.
    [J]. 2018 41ST INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2018, : 54 - 59
  • [38] A 4H-SiC semi-super-junction shielded trench MOSFET: p-pillar is grounded to optimize the electric field characteristics
    Wang, Xiaojie
    Shen, Zhanwei
    Zhang, Guoliang
    Miao, Yuyang
    Li, Tiange
    Zhu, Xiaogang
    Cai, Jiafa
    Hong, Rongdun
    Chen, Xiaping
    Lin, Dingqu
    Wu, Shaoxiong
    Zhang, Yuning
    Fu, Deyi
    Wu, Zhengyun
    Zhang, Feng
    [J]. JOURNAL OF SEMICONDUCTORS, 2022, 43 (12)
  • [39] Trench SOI LDMOS With trench-field-enhanced structure for high performance
    Wang, Bing
    Wang, Zhi-Gang
    Sun, Jiang
    [J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1089 - 1091
  • [40] A 100-V High-Performance SOI Trench LDMOS with Low Cell Pitch
    Mayank Punetha
    Yashvir Singh
    [J]. Journal of Electronic Materials, 2015, 44 : 3388 - 3394