Super junction LDMOS with P-trench and stepped buried oxide layer for high performance

被引：4

作者：

Tang, Pan-pan ^{[1
]}

Wang, Ying ^{[2
]}

Cao, Fei ^{[2
]}

Yu, Cheng-hao ^{[2
]}

Bao, Meng-tian ^{[1
]}

Luo, Xin ^{[1
]}

机构：

[1] Harbin Engn Univ, Coll Informat & Commun Engn, Harbin 150001, Heilongjiang, Peoples R China

[2] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Minist Educ, Hangzhou 310018, Zhejiang, Peoples R China

来源：

SUPERLATTICES AND MICROSTRUCTURES | 2019年 / 125卷

基金：

美国国家科学基金会;

关键词：

Breakdown voltage; LDMOS; Specific on-resistance; Silicon-on-insulator (SOI); HIGH-VOLTAGE DEVICE; ELECTRIC-FIELD; BREAKDOWN VOLTAGE; SUPERJUNCTION LDMOS; ON-RESISTANCE; POWER MOSFETS; SOI; TRANSISTORS; SIMULATION; IMPROVE;

D O I：

10.1016/j.spmi.2018.11.005

中图分类号：

O469 [凝聚态物理学];

学科分类号：

070205 ;

摘要：

In this paper, a new silicon-on-insulator superjunction lateral double-diffused MOSFET (SOI SJLDMOS) with a p-trench layer and stepped buried oxide, is investigated using 3D numerical simulation. The p-trench layer and stepped buried oxide distinguish it from a conventional SOI SJLDMOS. The etched buried oxide layer, with its stepped buried -oxide structure, which facilitates a more even electric field distribution via the electric field modulation effect, increases the breakdown-voltage (BV). Furthermore, the p-trench layer improves the doping concentration through compensation depletion, which further decreases the specific on-resistance (R-on,R-sp). The simulation indicates that the new device has a higher BV (increased by 29%) than the conventional SOI SJLDMOS. At the same time, R-on,R-sp decreases by 20% for the on-state for a given drift-region length.

引用

页码：198 / 204

页数：7

共 50 条

[21] The Simulation Study of the SOI Trench LDMOS With Lateral Super Junction [J].

Chen, Weizhong ;

He, Lijun ;

Han, Zhengsheng ;

Huang, Yi .

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01) :708-713

[22] A Trench LDMOS Improved by Quasi Vertical Super Junction and Resistive Field Plate [J].

Cheng, Junji ;

Wu, Shiying ;

Chen, Weizhen ;

Huang, Haimeng ;

Yi, Bo .

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) :682-689

[23] High voltage REBULF LDMOS with N+ buried layer [J].

Duan, Baoxing ;

Yang, Yintang ;

Zhang, Bo .

SOLID-STATE ELECTRONICS, 2010, 54 (07) :685-688

[24] Simulation Study of a Super-Junction Deep-Trench LDMOS With a Trapezoidal Trench [J].

Cheng, Junji ;

Li, Ping ;

Chen, Weizhen ;

Yi, Bo ;

Chen, Xing Bi .

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01) :1091-1096

[25] Improving breakdown, conductive, and thermal performances for SOI high voltage LDMOS using a partial compound buried layer [J].

Hu, Shengdong ;

Luo, Jun ;

Jiang, YuYu ;

Cheng, Kun ;

Chen, Yinhui ;

Jin, Jingjing ;

Wang, Jian'an ;

Zhou, Jianlin ;

Tang, Fang ;

Zhou, Xichuan ;

Gan, Ping .

SOLID-STATE ELECTRONICS, 2016, 117 :146-151

[26] A Novel Deep Gate LDMOS Structure Using Double P-Trench to Improve the Breakdown Voltage and the On-State Resistance [J].

Amir Gavoshani ;

Ali A. Orouji ;

Abdollah Abbasi .

Silicon, 2022, 14 :597-602

[27] Improved Deep Trench Super-junction LDMOS Breakdown Voltage By Shielded Silicon-Insulator-Silicon Capacitor [J].

Wu, Lijuan ;

Ding, Qilin ;

Chen, Jiaqi .

SILICON, 2021, 13 (10) :3441-3446

[28] A novel partial silicon on insulator high voltage LDMOS with low-k dielectric buried layer [J].

Luo Xiao-Rong ;

Wang Yuan-Gang ;

Deng Hao ;

Udrea, Florin .

CHINESE PHYSICS B, 2010, 19 (07)

[29] Super junction LDMOS with enhanced dielectric layer electric field for high breakdown voltage [J].

王文廉 ;

张波 ;

李肇基 .

半导体学报, 2011, 32 (02) :28-32

[30] REBULF super junction MOSFET with N+ buried layer [J].

Duan, Baoxing ;

Yang, Yintang .

MICRO & NANO LETTERS, 2011, 6 (11) :881-883

← 1 2 3 4 5 →