Low-power channel coding via dynamic reconfiguration

被引：17

作者：

Goel, M ^{[1
]}

Shanbhag, NR ^{[1
]}

机构：

[1] Univ Illinois, Dept Elect Engn, Coordinated Sci Lab, Urbana, IL 61801 USA

来源：

ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI | 1999年

关键词：

D O I：

10.1109/ICASSP.1999.758293

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

Presented in this paper are energy-optimum reconfiguration strategies for channel codecs. These strategies are derived by solving an optimization problem, which has energy consumption as the objective function and a constraint on the bit error-rate (BER). Energy consumption models for a reconfigurable Reed-Solomon (RS) codec are derived via gate-level simulation of the finite field arithmetic modules. These energy models along with the BER expressions are then employed to derive the energy-optimum reconfiguration strategies. The energy savings are computed by comparing the energy consumption of the reconfigurable codec with that of the static codec. The energy savings range from 0%-83% for channel signal-to-noise ratio (SNR) variations from 7dB-10dB. On an average 55% energy savings are achieved.

引用

页码：1893 / 1896

页数：4

共 12 条

[1]

Blahut R. E., 1983, THEORY PRACTICE ERRO

[2] OPTIMIZING POWER USING TRANSFORMATIONS [J].

CHANDRAKASAN, AP ;

POTKONJAK, M ;

MEHRA, R ;

RABAEY, J ;

BRODERSEN, RW .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (01) :12-31

[3]

Goel M, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P161, DOI 10.1109/LPE.1997.621271

[4]

GOEL M, 1998, P IEEE VLSI SIGN PRO

[5] ARCHITECTURE FOR A LOW-COMPLEXITY RATE-ADAPTIVE REED-SOLOMON ENCODER [J].

HASAN, MA ;

BHARGAVA, VK .

IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (07) :938-942

[6] Efficient semisystolic architectures for finite-field arithmetic [J].

Jain, SK ;

Song, LL ;

Parhi, KK .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (01) :101-113

[7]

LENGOC T, 1990, P IEEE CUST INT CIRC, P121

[8] ALGORITHM TRANSFORMATION TECHNIQUES FOR CONCURRENT PROCESSORS [J].

PARHI, KK .

PROCEEDINGS OF THE IEEE, 1989, 77 (12) :1879-1895

[9]

Raghupathy A, 1997, ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV, P2060, DOI 10.1109/ISCAS.1997.621561

[10] A cellular structure for a versatile Reed-Solomon decoder [J].

Shayan, YR ;

LeNgoc, T .

IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (01) :80-85

← 1 2 →