Multiplier-free structures for exact generation of natural powers of integers

被引:1
作者
Samadi, S [1 ]
Ahmad, MO [1 ]
Swamy, MNS [1 ]
机构
[1] Concordia Univ, Dept Elect & Comp Engn, Montreal, PQ H3G 1M8, Canada
来源
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年
关键词
D O I
10.1109/ISCAS.2005.1464796
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is shown that the sequence of an arbitrary natural power of consecutive integers can be generated without any multiplications as the impulse response of a multirate recursive structure. This multistage structure has a regular configuration consisting of multirate building blocks and accumulators. A nonrecursive structure is also developed for the generation of the power sequence for a prescribed finite length. This feedforward structure consists of layers of summation nodes interconnected in a regular manner. The two types of multiplier-free discrete-time structures generate the exact values of natural kth powers of consecutive integers in a simple, regular and scalable manner.
引用
收藏
页码:1146 / 1149
页数:4
相关论文
共 50 条
  • [21] A MULTIPLIER-FREE DFT ALGORITHM USING DIFFERENTIAL CODING OF COEFFICIENTS
    KOCSIS, F
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1988, 16 (01) : 3 - 10
  • [22] The Decimator with Multiplier-free Realizations for High Precision ADC Applications
    Yao, Yiwu
    Zhang, Kailiang
    Chen, Hongming
    Cheng, Yuhua
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [23] Multiplier-free linear phase filter banks for image and video compression
    Redmill, DW
    Bull, DR
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING '98, PTS 1 AND 2, 1997, 3309 : 634 - 644
  • [24] SIGNED-DIGIT-BASED MULTIPLIER-FREE REALIZATIONS FOR MULTIRATE CONVERTERS
    GHANEKAR, SP
    TANTARATANA, S
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1995, 43 (03) : 628 - 639
  • [25] ECG noise reduction using multiplier-free FIR digital filters
    Lian, Y
    Ho, PC
    2004 7TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS 1-3, 2004, : 2198 - 2201
  • [26] Exact divisibility by powers of the integers in the Lucas sequence of the first kind
    Onphaeng, Kritkhajohn
    Pongsriiam, Prapanpong
    AIMS MATHEMATICS, 2020, 5 (06): : 6739 - 6748
  • [27] Multiplier-Free Intrachannel Nonlinearity Compensating Algorithm Operating at Symbol Rate
    Tao, Zhenning
    Dou, Liang
    Yan, Weizhen
    Li, Lei
    Hoshida, Takeshi
    Rasmussen, Jens C.
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2011, 29 (17) : 2570 - 2576
  • [28] Multiplier-free polynomial-based FIR filters with an adjustable fractional delay
    Yli-Kaakinen, J
    Saramäki, T
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 1167 - 1170
  • [29] Recent improvements to a multiplier-free reduced Hessian successive quadratic programming algorithm
    Ternet, DJ
    Biegler, LT
    COMPUTERS & CHEMICAL ENGINEERING, 1998, 22 (7-8) : 963 - 978
  • [30] Exact divisibility by powers of the integers in the Lucas sequences of the first and second kinds
    Onphaeng, Kritkhajohn
    Pongsriiam, Prapanpong
    AIMS MATHEMATICS, 2021, 6 (11): : 11733 - 11748