A Novel Sensing Scheme for Reliable Read Operation of Ultrathin-Body Vertical NAND Flash Memory Devices

被引:2
|
作者
Cho, Seongjae [1 ]
Park, Byung-Gook [1 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
关键词
Double sensing per 2 bits (DSTB); electrical interference; multilevel cell (MLC); NAND Flash memory device; ultrathin body; CELL;
D O I
10.1109/TED.2011.2157508
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this brief, an advanced sensing scheme for ultrathin-body vertical Flash memory device is introduced experimentally. Without an increment in the number of read operations, the program/erase states of a memory cell can be identified exactly even with the existence of electrical interference between cells having an ultrathin vertical channel in common. The novel sensing scheme, i.e., the double sensing per 2 bits method, was validated for a fabricated device with a channel thickness of 80 nm. The proposed method can be also used as reference for establishing a smart sensing scheme for multilevel cell NAND Flash memory devices.
引用
收藏
页码:2814 / 2817
页数:4
相关论文
共 50 条
  • [21] A novel sensing scheme with on-chip page copy for flexible voltage NAND flash memories
    Nakamura, H
    Miyamoto, J
    Imamiya, K
    Iwata, Y
    Sugiura, Y
    Oodaira, H
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (06) : 836 - 844
  • [22] A Novel Program Suspend Scheme for Improving the Reliability of 3D NAND Flash Memory
    Du, Zhichao
    Dong, Zhipeng
    You, Kaikai
    Jia, Xinlei
    Tian, Ye
    Wang, Yu
    Yang, Zhaochun
    Fu, Xiang
    Liu, Fei
    Wang, Qi
    Jin, Lei
    Huo, Zongliang
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 98 - 103
  • [23] RBER Aware Multi-Sensing for Improving Read Performance of 3D MLC NAND Flash Memory
    Zhang, Meng
    Wu, Fei
    Chen, Xubin
    Du, Yajuan
    Liu, Weihua
    Zhao, Yahui
    Wan, Jiguang
    Xie, Changsheng
    IEEE ACCESS, 2018, 6 : 61934 - 61947
  • [24] Threshold Voltage Shift Variation of Vertical NAND Flash Memory Devices Dependent on Polysilicon Channel Layer Thickness
    Ahn, Joonsung
    Kim, Tae Whan
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (10) : 7331 - 7334
  • [25] Dependence of Program and Erase Speed on Bias Conditions for Fully Depleted Channel of Vertical NAND Flash Memory Devices
    Cho, Seongjae
    Kim, Yoon
    Yun, Jang-Gn
    Lee, Jung Hoon
    Shim, Won Bo
    Park, Byung-Gook
    NVMTS: 2009 10TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM, 2009, : 83 - 85
  • [26] A Novel Program Scheme for Z-Interference Improvement in 3D NAND Flash Memory
    Jia, Jianquan
    Jin, Lei
    Jia, Xinlei
    You, Kaikai
    MICROMACHINES, 2023, 14 (04)
  • [27] A Novel Channel Preparation Scheme to Optimize Program Disturbance in Three-Dimensional NAND Flash Memory
    You, Kaikai
    Jin, Lei
    Jia, Jianquan
    Huo, Zongliang
    MICROMACHINES, 2024, 15 (02)
  • [28] A Boosted Common Source Line Program Scheme in Channel Stacked NAND Flash Memory with Layer Selection by Multilevel Operation
    Kim, Do-Bin
    Kwon, Dae Woong
    Kim, Seunghyun
    Lee, Sang-Ho
    Park, Byung-Gook
    2017 SILICON NANOELECTRONICS WORKSHOP (SNW), 2017, : 77 - 78
  • [29] Program scheme using common source lines in channel stacked NAND flash memory with layer selection by multilevel operation
    Kim, Do-Bin
    Kwon, Dae Woong
    Kim, Seunghyun
    Lee, Sang-Ho
    Park, Byung-Gook
    SOLID-STATE ELECTRONICS, 2018, 140 : 46 - 50
  • [30] High-Density and Highly-Reliable Binary Neural Networks Using NAND Flash Memory Cells as Synaptic Devices
    Lee, Sung-Tae
    Kim, Hyeongsu
    Bae, Jong-Ho
    Yoo, Honam
    Choi, Nag Yong
    Kwon, Dongseok
    Lim, Suhwan
    Park, Byung-Gook
    Lee, Jong-Ho
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,