A Novel Sensing Scheme for Reliable Read Operation of Ultrathin-Body Vertical NAND Flash Memory Devices

被引:2
|
作者
Cho, Seongjae [1 ]
Park, Byung-Gook [1 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
关键词
Double sensing per 2 bits (DSTB); electrical interference; multilevel cell (MLC); NAND Flash memory device; ultrathin body; CELL;
D O I
10.1109/TED.2011.2157508
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this brief, an advanced sensing scheme for ultrathin-body vertical Flash memory device is introduced experimentally. Without an increment in the number of read operations, the program/erase states of a memory cell can be identified exactly even with the existence of electrical interference between cells having an ultrathin vertical channel in common. The novel sensing scheme, i.e., the double sensing per 2 bits method, was validated for a fabricated device with a channel thickness of 80 nm. The proposed method can be also used as reference for establishing a smart sensing scheme for multilevel cell NAND Flash memory devices.
引用
收藏
页码:2814 / 2817
页数:4
相关论文
共 50 条
  • [1] A Novel Structure and Operation Scheme of Vertical Channel NAND Flash with Ferroelectric Memory for Multi String Operations
    Choi, Seonjun
    Choi, Changhwan
    Jeong, Jae Kyeong
    Kang, Myounggon
    Song, Yun-heub
    ELECTRONICS, 2021, 10 (01) : 1 - 12
  • [2] A Novel Read Scheme for Read Disturbance Suppression in 3D NAND Flash Memory
    Zhang, Yu
    Jin, Lei
    Jiang, Dandan
    Zou, Xingqi
    Liu, Hongtao
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (12) : 1669 - 1672
  • [3] Novel Program Scheme of Vertical NAND Flash Memory for Reduction of Z-Interference
    Yi, Su-in
    Kim, Jungsik
    MICROMACHINES, 2021, 12 (05)
  • [4] A Novel LDPC Construction Scheme for NAND Flash Memory
    Li, Hongyuan
    Jiang, Xiaobo
    Yu, Zhenghong
    Zheng, Wanjun
    2022 5TH INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS AND SIMULATION (ICCSS 2022), 2022, : 21 - 26
  • [5] A Novel Program Operation Scheme With Negative Bias in 3-D NAND Flash Memory
    Sim, Jae-Min
    Kang, Myounggon
    Song, Yun-Heub
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (12) : 6112 - 6117
  • [6] A highly reliable NAND structure flash memory capable for low voltage operation
    Lin, YC
    Lai, CS
    Chung, SS
    Yang, E
    Pittikoun, S
    Tzeng, SM
    Hsu, CCH
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 666 - 667
  • [7] Optimization of read operation for low power consumption in 3D NAND flash memory
    Park, Jesun
    Kim, Seongwoo
    Cho, Taeyoung
    Kang, Myounggon
    MICROELECTRONIC ENGINEERING, 2025, 298
  • [8] Minato: A Read-Disturb-Aware Dynamic Buffer Management Scheme for NAND Flash Memory
    Pang, Shujie
    Deng, Yuhui
    Zhang, Genxiong
    Huang, Jiande
    Wu, Zhaorui
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (07) : 1930 - 1943
  • [9] Simulation study on negative read biasing effects for the reliable operation of NOR type floating gate flash memory devices
    Cho, Seongjae
    Park, Il Han
    Lee, Jong Duk
    Park, Byung-Gook
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 98 - 99
  • [10] Operation Scheme of Multi-Layer Neural Networks Using NAND Flash Memory as High-Density Synaptic Devices
    Lee, Sung-Tae
    Lim, Suhwan
    Choi, Nag Yong
    Bae, Jong-Ho
    Kwon, Dongseok
    Park, Byung-Gook
    Lee, Jong-Ho
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 1085 - 1093