Output impedance design of parallel-connected UPS inverters

被引:0
作者
Guerrero, JM [1 ]
de Vicuña, LG [1 ]
Matas, J [1 ]
Miret, J [1 ]
Castilla, M [1 ]
机构
[1] Dept Engn Sistemas Automat & Informat Ind, Barcelona 08036, Spain
来源
PROCEEDINGS OF THE IEEE-ISIE 2004, VOLS 1 AND 2 | 2004年
关键词
output impedance; parallel operation; uninterruptible power supplies; wireless control;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper deals with the design of the output impedance of UPS inverters with parallel-connection capability. The inner Control loops are considered in the design of the Controllers that makes possible the power sharing among the UPS modules. In these paralleled units, the power-sharing. outer control loops are based on the P/Q droop method in order to avoid any communication among the modules. The power sharing accuracy is highly sensitive to the output impedance of the inverters, making necessary the tight adjustment of this impedance. Novel control loops are proposed to achieve stable output impedance value, and, therefore, proper power balance is guarantee when sharing both linear and nonlinear loads.
引用
收藏
页码:1123 / 1128
页数:6
相关论文
共 17 条
[1]   Uninterruptible power supplies: Classification, operation, dynamics, and control [J].
Bekiarov, SB ;
Emadi, A .
APEC 2002: SEVENTEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 23, 2002, :597-604
[2]  
Bergen AR., 1986, POWER SYSTEMS ANAL
[4]   A multimodule parallelable series-connected PWM voltage regulator [J].
Chiang, SJ ;
Yen, CY ;
Chang, KT .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2001, 48 (03) :506-516
[5]  
Duan Shanxu, 1999, Proceedings of the IEEE 1999 International Conference on Power Electronics and Drive Systems. PEDS'99. (Cat. No.99TH8475), P883, DOI 10.1109/PEDS.1999.792823
[6]  
ENGLER A, 1980, PV HYBRID POWER SYST
[7]  
GLAUSER HP, 1908, P IEEE TELESCON C, P265
[8]  
Guerrero JM, 2003, IEEE POWER ELECTRON, P1408
[9]  
Guerrero JM, 2002, IEEE IND ELEC, P274, DOI 10.1109/IECON.2002.1187520
[10]  
Guerrero JM, 2002, IEEE IND ELEC, P257, DOI 10.1109/IECON.2002.1187517