Stochastic Computing based BCH Decoder for WBAN Systems

被引:0
作者
Han, Kaining [1 ]
Wang, Junchao [1 ]
Gross, Warren J. [1 ]
机构
[1] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ, Canada
来源
2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2018年
关键词
Stochastic Computing; BCH Codes; Wireless Body Area Network; Soft-Decision Decoding; DESIGN;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
BCH codes have been accepted as the error correction coding scheme by the IEEE 802.15.6 standard for wireless body area networks (WBAN). Soft-decision BCH decoders are attractive for the reason that the decoding gains result in significant transmitting energy reduction. An approximate computing technology called stochastic computing is a promising low power and low hardware cost implementation candidate for BCH soft decision decoders. In this paper, a stochastic computing based soft decision decoder is presented for the BCH code defined in the IEEE 802.15.6 standard. According to the evaluation results, the proposed design has the advantages of energy consumption and hardware cost while approaching the decoding performance in terms of block error rate (BLER) compared to existing BCH soft decision decoders. In addition, the proposed design requires no noise power estimation for the soft decision demodulation module, which could further reduce the hardware cost and energy consumption of the WBAN receiver.
引用
收藏
页码:729 / 732
页数:4
相关论文
共 17 条
[1]  
[Anonymous], 2012, 8021562012 IEEE STAN, DOI DOI 10.1109/IEEESTD.2012.6161600
[2]   GENERALIZED MINIMUM DISTANCE DECODING [J].
FORNEY, GD .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1966, 12 (02) :125-+
[3]   A Low Complexity Sparse Code Multiple Access Detector Based on Stochastic Computing [J].
Han, Kaining ;
Hu, Jianhao ;
Chen, Jienan ;
Lu, Hao .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (02) :769-782
[4]  
Helmling Michael., 2016, DATABASE CHANNEL COD
[5]  
Héloir R, 2012, IEEE INT NEW CIRC, P5, DOI 10.1109/NEWCAS.2012.6328942
[6]   Low-Complexity Non-Iterative Soft-Decision BCH Decoder Architecture for WBAN Applications [J].
Jung, Boseok ;
Kim, Taesung ;
Lee, Hanho .
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (04) :488-496
[7]   Stochastic Chase Decoding of Reed-Solomon Codes [J].
Leroux, Camille ;
Hemati, Saied ;
Mannor, Shie ;
Gross, Warren J. .
IEEE COMMUNICATIONS LETTERS, 2010, 14 (09) :863-865
[8]   Improved High Code-Rate Soft BCH Decoder Architectures With One Extra Error Compensation [J].
Lin, Yi-Min ;
Chang, Hsie-Chia ;
Lee, Chen-Yi .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (11) :2160-2164
[9]   Delayed Stochastic Decoding of LDPC Codes [J].
Naderi, Ali ;
Mannor, Shie ;
Sawan, Mohamad ;
Gross, Warren J. .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2011, 59 (11) :5617-5626
[10]   Parallel Double Error Correcting Code Design to Mitigate Multi-Bit Upsets in SRAMs [J].
Naseer, Riaz ;
Draper, Jeff .
ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, :222-225