ARM7 compatible 32-bit RISC processor design and verification

被引：4

作者：

Jeong, GY ^{[1
]}

Park, JS ^{[1
]}

Jo, HW ^{[1
]}

Yoon, BW ^{[1
]}

Lee, MJ ^{[1
]}

机构：

[1] Pusan Natl Univ, Dept Elect Engn, Pusan 609735, South Korea

来源：

KORUS 2005, PROCEEDINGS | 2005年

关键词：

RISC; microprocessor; ARM7;

D O I：

10.1109/KORUS.2005.1507795

中图分类号：

F [经济];

学科分类号：

02 ;

摘要：

The design and verification of a 32-bit general-purpose microprocessor, which is compatible with ARM7 RISC core, is described. In the architectural point of view, the processor has 3-stage pipeline, 6 register banks, 32-bit ALU, and 4-cycle MAC. The core described here was designed by latch base for low power and low complexity. Its functional operation was verified by comparison the results of logic simulation with those of the commercial simulator. Each instruction and its random combinations were tested. The designed core was emulated to check its proper operation for various applications, such as ADPCM, SOLA (voice speed variation), MP3 decoding. Finally it was implemented in 0.5 mu m CMOS process and it carried out successfully those algorithms.

引用

页码：607 / 610

页数：4

共 50 条

[21] Design and Implementation of Low Power Reservation Station of a 32-bit DLX-RISC processor
Albuquerque, Nathaniel
Prakash, Kritika
Mehra, Anu
Gaur, Nidhi
PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE (ICIS), 2016, : 217 - 221
[22] Design of a 32-Bit RISC processor with dual-issue and dual-pipeline architecture
Huang, Xiaoping
Fan, Xiaoya
Zhang, Shengbing
Shi, Liwen
Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University, 2011, 29 (01): : 6 - 11
[23] Design and Performance Analysis of One 32-bit Dual Issue RISC Processor for Embedded Application
Huang, Xiaoping
Fan, Xiaoya
Zhang, Shengbing
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1819 - 1822
[24] SPARCLITE INTEGRATES 32-BIT RISC PROCESSOR WITH DATA AND INSTRUCTION CACHES AND DMA
WEISS, R
EDN, 1993, 38 (15) : 129 - 129
[25] FLEXIBLE ARCHITECTURE LETS 32-BIT RISC PROCESSOR SATISFY MULTIMEDIA APPLICATIONS
FLETCHER, P
ELECTRONIC DESIGN, 1994, 42 (22) : 40 - 42
[26] A small 32-bit RISC core
Rible, J
OPEN SYSTEMS, 1996 ROCHESTER FORTH CONFERENCE, 1997, : 79 - 83
[27] GAAS IMPLEMENTATION OF A 32-BIT RISC
LANE, JH
NIEDERLAND, RA
RASSET, TL
GEIDEMAN, WA
MICROPROCESSING AND MICROPROGRAMMING, 1987, 21 (1-5): : 31 - 38
[28] The VCUSRC II: A full-custom VLSI 32-bit RISC processor
Kim, A
Weistroffer, GR
Grammer, DM
Klenke, RH
FOURTEENTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2001, : 201 - 204
[29] Design Exploration of SHA-3 ASIP for IoT on a 32-bit RISC-V Processor
Rao, Jinli
Ao, Tianyong
Xu, Shu
Dai, Kui
Zou, Xuecheng
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, E101D (11): : 2698 - 2705
[30] VHDL-based development of a 32-bit pipelined RISC processor for educational purposes
Buhler, M
Baitinger, UG
MELECON '98 - 9TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2, 1998, : 138 - 142

← 1 2 3 4 5 →