Design and investigation of gate-to-gate passive interconnections for SFQ logic circuits

被引:14
作者
Hashimoto, Y [1 ]
Yorozu, S
Kameda, Y
Fujimaki, A
Terai, H
Yoshikawa, N
机构
[1] Int Superconduct Technol Ctr, Superconduct Res Lab, Ibaraki 3058501, Japan
[2] Nagoya Univ, Nagoya, Aichi 4648603, Japan
[3] Natl Inst Informat & Commun Technol, Kobe, Hyogo 6512492, Japan
[4] Yokohama Natl Univ, Yokohama, Kanagawa 2408501, Japan
关键词
integrated circuit; interconnection; passive transmission line; single-flux-quantum (SFQ); superconductor;
D O I
10.1109/TASC.2005.847487
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed a method of designing single-flux-quantum (SFQ) logic circuits with passive gate-to-gate interconnections. Based on our method, we designed a 2 x 2 switch in which all the interconnections are implemented with passive transmission lines (PTLs) while short Josephson transmission line (JTL) segments are used only to adjust the signal timings. Compared with an identical switch using JTL interconnections, the switch using PTL interconnections has 45 % fewer wiring junctions and requires 48% less wiring power current. The switch operated at 40 GHz with a bias margin of +/- 9.5%.
引用
收藏
页码:3814 / 3820
页数:7
相关论文
共 19 条
  • [1] FLUX-1 RSFQ microprocessor: Physical design and test results
    Bunyk, P
    Leung, M
    Spargo, J
    Dorojevets, M
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2003, 13 (02) : 433 - 436
  • [2] Measurement of crosstalk between crossing superconductor microstrip lines
    Hashimoto, Y
    Yorozu, S
    Terai, H
    Fujimaki, A
    [J]. PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2003, 392 : 1472 - 1477
  • [3] A design approach to passive interconnects for single flux quantum logic circuits
    Hashimoto, Y
    Yorozu, S
    Kameda, Y
    Semenov, VK
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2003, 13 (02) : 535 - 538
  • [4] HASHIMOTO Y, 2003, ISEC2003 SYDN NSW AU
  • [5] Ballistic SFQ signal propagation on-chip and chip-to-chip
    Herr, QP
    Wire, MS
    Smith, AD
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2003, 13 (02) : 463 - 466
  • [6] Joukov N, 2002, IEICE T ELECTRON, VE85C, P636
  • [7] KAMEDA Y, 2003, ISEC2003 SYDN NSW AU
  • [8] Advanced on-chip test technology for RSFQ circuits
    Kirichenko, AF
    Mukhanov, OA
    Ryzhikh, AI
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1997, 7 (02) : 3438 - 3441
  • [9] RSFQ Logic/Memory Family: A New Josephson-Junction Technology for Sub-Terahertz-Clock-Frequency Digital Systems
    Likharev, K. K.
    Semenov, V. K.
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1991, 1 (01) : 3 - 28
  • [10] A 380 PS, 9.5 MW JOSEPHSON 4-KBIT RAM OPERATED AT A HIGH BIT YIELD
    NAGASAWA, S
    HASHIMOTO, Y
    NUMATA, H
    TAHARA, S
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1995, 5 (02) : 2447 - 2452