A simulation based analysis of cycle time distribution, and throughput in semiconductor backend manufacturing

被引:54
作者
Sivakumar, AI
Chong, CS
机构
[1] Nanyang Technol Univ, Sch Mech & Prod Engn, Nanyang 639798, Singapore
[2] Gint Inst Mfg Technol, Nanyang 638075, Singapore
关键词
98 percentile cycle time; simulation; throughput; lot release scheduling; cycle time distribution; semiconductor manufacturing;
D O I
10.1016/S0166-3615(01)00081-1
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper presents a preliminary analysis of the relationship between selected input and output variables in semiconductor backend manufacturing system, using a data driven discrete event simulation model. This study is of interest and importance for a better understanding of the controllable input variables in an effort to reduce factory cycle time and distribution. Our analysis quantifies the effect of varying the input variables of lot release controls, heuristic machine dispatching rules, elimination of selected processes, material handling time, set-up time, and machine up time on selected output variables of throughput, cycle time and cycle time spread. Simulation model of a semiconductor site based in Singapore is used as the base case and the effects are quantified against the base model. (C) 2001 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:59 / 78
页数:20
相关论文
共 20 条
[1]   The operating curve: A method to measure and benchmark manufacturing line productivity [J].
Aurand, SS ;
Miller, PJ .
1997 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP - ASMC 97 PROCEEDINGS: THEME - THE QUEST FOR SEMICONDUCTOR MANUFACTURING EXCELLENCE: LEADING THE CHARGE INTO THE 21ST CENTURY, 1997, :391-397
[2]  
Benjaafar S, 1997, IIE TRANS, V29, P159, DOI 10.1023/A:1018558826247
[3]  
Chance F, 1996, 1996 WINTER SIMULATION CONFERENCE PROCEEDINGS, P114, DOI 10.1145/256562.256586
[4]  
Domaschke J, 1998, 1998 WINTER SIMULATION CONFERENCE PROCEEDINGS, VOLS 1 AND 2, P985, DOI 10.1109/WSC.1998.745803
[5]   Comparison and evaluation of lot-to-order matching policies for a semiconductor assembly and test facility [J].
Fowler, J ;
Knutson, K ;
Carlyle, M .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2000, 38 (08) :1841-1853
[6]  
FOWLER JW, 1997, P 6 INT S SEM MAN IS
[7]  
GOLDRATT EM, 1986, GOAL PROCESS GOING I
[8]  
HOPP WJ, 1996, FACTORY PHYSICS FDN
[9]  
Law A. M. E., 1991, SIMULATION MODELING
[10]   EFFICIENT SCHEDULING POLICIES TO REDUCE MEAN AND VARIANCE OF CYCLE-TIME IN SEMICONDUCTOR MANUFACTURING PLANTS [J].
LU, SCH ;
RAMASWAMY, D ;
KUMAR, PR .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1994, 7 (03) :374-388