Track routing and optimization for yield

被引:19
作者
Cho, Minsik [1 ]
Xiang, Hua [2 ]
Puri, Ruchir [2 ]
Pan, David Z. [1 ]
机构
[1] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
[2] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
关键词
minimum Hamiltonian path (MHP); physical design; random defects; second-order cone programming (SOCP); track routing; yield;
D O I
10.1109/TCAD.2008.917589
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose track routing and optimization for yield (TROY), the first track router for the optimization of yield loss due to random defects. As the probability of failure (POF), which is an integral of the critical area and the defect size distribution, strongly depends on wire ordering, sizing, and spacing, track routing can play a key role in effective wire planning for yield optimization. However, a straightforward formulation of yield-driven track routing can be shown to be integer nonlinear programming, which is a nondeterministic polynomial-time complete problem. TROY overcomes the computational complexity by combining two effective techniques, i.e., the minimum Hamiltonian path (MHP) from graph theory and the second-order cone programming (SOCP) from mathematical optimization. First, TROY performs wire ordering to minimize the critical area for short defects by finding an MHP. Then, TROY carries out optimal wire sizing/spacing through SOCP optimization based on the given wire order. Since the SOCP can be optimally solved in near linear time, TROY efficiently achieves globally optimal wire sizing/spacing for the minimal POF.
引用
收藏
页码:872 / 882
页数:11
相关论文
共 40 条
[1]   Second-order cone programming [J].
Alizadeh, F ;
Goldfarb, D .
MATHEMATICAL PROGRAMMING, 2003, 95 (01) :3-51
[2]   INTERIOR-POINT METHODS IN SEMIDEFINITE PROGRAMMING WITH APPLICATIONS TO COMBINATORIAL OPTIMIZATION [J].
ALIZADEH, F .
SIAM JOURNAL ON OPTIMIZATION, 1995, 5 (01) :13-51
[3]   Targeted layout modifications for semiconductor yield/reliability enhancement [J].
Allan, GA .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2004, 17 (04) :573-581
[4]   On implementing a primal-dual interior-point method for conic quadratic optimization [J].
Andersen, ED ;
Roos, C ;
Terlaky, T .
MATHEMATICAL PROGRAMMING, 2003, 95 (02) :249-277
[5]   Enhanced network flow algorithm for yield optimization [J].
Bamji, C ;
Malavasi, E .
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, :746-751
[6]   Track assignment: A desirable intermediate step between global routing and detailed routing [J].
Batterywala, S ;
Shenoy, N ;
Nicholls, W ;
Zhou, H .
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, :59-66
[7]  
Bourai Y., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P122, DOI 10.1109/DATE.2000.840027
[8]  
Boyd S., 2004, CONVEX OPTIMIZATION
[9]  
CHEN H, 2002, P ACM INT WORKSH SYS, P85
[10]   LAYOUT-SYNTHESIS TECHNIQUES FOR YIELD ENHANCEMENT [J].
CHILUVURI, VKR ;
KOREN, I .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1995, 8 (02) :178-187