30-GHz Co-designed Low-Noise Amplifier and Antenna-on-Chip for Wireless Applications

被引:96
作者
Chen, Zhe [1 ]
Liu, Qiang [1 ]
Smolders, Bart [1 ]
Baltus, Peter [1 ]
Gao, Hao [1 ]
机构
[1] Eindhoven Univ Technol, Eindhoven, Netherlands
来源
2019 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT2019) | 2019年
基金
欧盟地平线“2020”;
关键词
co-design; low-noise amplifier (LNA); millimeter wave (mm-wave); antenna-on-chip (AoC);
D O I
10.1109/rfit.2019.8929159
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a 30-GHz co-design of a 28-dB high-gain low-noise amplifier (LNA) and a 54% high-efficiency monopole antenna-on-chip for 5G wireless applications. The LNA design is based on a two-stage differential cascode structure with inductive degeneration. The antenna design is a modified monopole structure to maximize the radiation efficiency. Both parts are integrated directly on the same silicon chip in a 0.25 mu m SiGe BiCMOS technology. A co-design method is proposed according to various considerations and a compact matching network is implemented to achieve the optimal power and noise matching. The measurement results show a total gain of 27 dB of the complete system.
引用
收藏
页数:3
相关论文
共 7 条
  • [1] Chen Z, 2018, IEEE RAD FREQ INTEGR, P288, DOI 10.1109/RFIC.2018.8429020
  • [2] Chou YT, 2016, 2016 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT)
  • [3] Gao H, 2016, IEEE RAD FREQ INTEGR, P154, DOI 10.1109/RFIC.2016.7508274
  • [4] Liu Q., 2019, 13 EUR C ANT PROP EU, P1
  • [5] Silicon-Based True-Time-Delay Phased-Array Front-Ends at Ka-Band
    Ma, Qian
    Leenaerts, Domine M. W.
    Baltus, Peter G. M.
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2015, 63 (09) : 2942 - 2952
  • [6] Rieh J., 2016, 2016 IEEE INT S RAD, P1
  • [7] Smolders A. B., 2018, IEEE ANTENNAS PROPAG