Optimization of Self-Heating Driven Leakage Current Properties of Gate-All-Around Field-Effect Transistors Using Neural Network Modeling and Genetic Algorithm

被引:1
作者
Park, Chuntaek [1 ]
Yun, Ilgu [1 ]
机构
[1] Yonsei Univ, Dept Elect & Elect Engn, Seoul 03722, South Korea
关键词
GAAFETs; self-heating effect; leakage current; thermal time constant; neural network modeling; genetic algorithm; optimization; MOBILITY MODEL; SOI; PREDICTION; BULK; FET;
D O I
10.3390/electronics10212570
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
As the technology nodes of semiconductor devices have become finer and more complex, progressive scaling down has been implemented to achieve higher densities for electronic devices. Thus, three-dimensional (3D) channel field-effect transistors (FETs), such as fin-shaped FETs (FinFETs) and gate-all-around FETs (GAAFETs), have become popular as they have increased effective surface areas for the channels (W-eff), owing to the scaling down strategy. These 3D channel FETs, which have completely covered channel structures with gate oxide and metal, are prone to the self-heating effect (SHE). The SHE is generally known to degrade the on-state drain current; however, when AC pulsed inputs are applied to these devices, the SHE also degrades the off-state leakage current during the off-phase of the pulse. In this study, an optimization methodology to minimize leakage current generation by the SHE is examined.
引用
收藏
页数:15
相关论文
共 24 条
  • [1] [Anonymous], 2016, Sentaurus Device User Guide, Version M-2016.12
  • [2] MOSFET modeling into the ballistic regime
    Bude, JD
    [J]. 2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2000, : 23 - 26
  • [3] Foresee FD, 1997, 1997 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, P1930, DOI 10.1109/ICNN.1997.614194
  • [4] Hecht-Nielsen R., 1992, NEURAL NETWORKS PERC, P65, DOI [DOI 10.1016/B978-0-12-741252-8.50010-8, 10.1016/B978-0-12-741252-8.50010-8]
  • [5] Karlik B., 2011, INT J ARTIF INTELL E, V1, P111, DOI DOI 10.1088/1742-6596/1237/2/022030
  • [6] Khandelwal S., 2015, BSIM-CMG 110.0.0: Multi-gate MOSFET compact model: Technical manual
  • [7] Prediction of Process Variation Effect for Ultrascaled GAA Vertical FET Devices Using a Machine Learning Approach
    Ko, Kyul
    Lee, Jang Kyu
    Kang, Myounggon
    Jeon, Jongwook
    Shin, Hyungcheol
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (10) : 4474 - 4477
  • [8] Modeling of nonlinear thermal resistance in FinFETs
    Kompala, Bala Krishna
    Kushwaha, Pragya
    Agarwal, Harshit
    Khandelwal, Sourabh
    Duarte, Juan-Pablo
    Hu, Chenming
    Chauhan, Yogesh Singh
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (04)
  • [9] A Thermal-Aware Device Design Considerations for Nanoscale SOI and Bulk FinFETs
    Kumar, Ulayil Sajesh
    Rao, Valipe Ramgopal
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 280 - 287
  • [10] Machine Learning (ML)-Based Model to Characterize the Line Edge Roughness (LER)-Induced Random Variation in FinFET
    Lim, Jaehyuk
    Shin, Changhwan
    [J]. IEEE ACCESS, 2020, 8 : 158237 - 158242