Efficient CRT-based residue-to-binary converter for the arbitrary moduli set

被引：3

作者：

Chen JianWen ^{[1
]}

Yao RuoHe ^{[1
]}

机构：

[1] S China Univ Technol, Sch Elect & Informat Engn, Guangzhou 510640, Guangdong, Peoples R China

来源：

SCIENCE CHINA-INFORMATION SCIENCES | 2011年 / 54卷 / 01期

基金：

中国国家自然科学基金;

关键词：

RNS; Chinese Remainder Theorem; difference correction; modular arithmetic; residue-to-binary; arbitrary moduli set; NUMBER SYSTEM; RNS CONVERTER; ALGORITHM; DIVISION; 2(N)+1;

D O I：

10.1007/s11432-010-4133-3

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The conversion from residue to weighted binary representation plays an important role in the residue number system. Based on Chinese Remainder Theorem, a new residue-to-binary converter using arbitrary moduli set is proposed. The new converter uses the difference-correction algorithm for the conversion output and eliminates the modulo M operation, where M is the dynamic range of the residue number system. The sizes of the multipliers and modular multipliers in the new converter are small, thereby reducing the area and delay of the proposed converter. Simulation and synthesis results indicate that the new converter is more area-time efficient than the published converters based on Chinese Remainder Theorem.

引用

页码：70 / 78

页数：9

共 37 条

[1] Efficient CRT-based residue-to-binary converter for the arbitrary moduli set
JianWen Chen
RuoHe Yao
Science China Information Sciences, 2011, 54 : 70 - 78
[2] Efficient CRT-based residue-to-binary converter for the arbitrary moduli set
CHEN JianWen & YAO RuoHe School of Electronic and Information Engineering
ScienceChina(InformationSciences), 2011, 54 (01) : 70 - 78
[3] Improving the Delay of Residue-to-Binary Converter for a Four-Moduli Set
Molahosseini, Amir Sabbagh
ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2011, 11 (02) : 37 - 42
[4] A Residue-to-Binary Converter with an Adjustable Structure for an Extended RNS Three-Moduli Set
Hiasat, Ahmad
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (08)
[5] An Efficient FPGA Design of Residue-to-Binary Converter for the Moduli Set {2n+1, 2n-1}
Gbolagade, Kazeem Alagbe
Voicu, George Razvan
Cotofana, Sorin Dan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (08) : 1500 - 1503
[6] A Novel FPGA Design of Modified Residue to Binary Converter for three moduli set
Senthilkumar, T.
Prakash, G.
2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN VLSI, EMBEDDED SYSTEM, NANO ELECTRONICS AND TELECOMMUNICATION SYSTEM (ICEVENT 2013), 2013,
[7] An Efficient Residue-to-Binary Converter for the New Moduli Set {2n/2 ± 1, 22n+1, 2n+1}
Siewobr, Hillary
Gbolagade, Kazeem A.
Cotofana, Sorin
2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 508 - 511
[8] Residue-to-binary conversion for general moduli sets based on approximate Chinese remainder theorem
Chervyakov, N. I.
Molahosseini, A. S.
Lyakhov, P. A.
Babenko, M. G.
Deryabin, M. A.
INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 2017, 94 (09) : 1833 - 1849
[9] Residue-to-binary converters based on New Chinese Remainder Theorems
Wang, Y
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (03) : 197 - 205
[10] A parallel residue-to-binary converter for the moduli set {2m-1,220m+1,221m+1, ..., 22km+1}
Wang, W
Swamy, MNS
Ahmad, MO
Wang, YK
VLSI DESIGN, 2002, 14 (02) : 183 - 191

← 1 2 3 4 →