An 8-bit 2-GSample/s analog-to-digital converter in 0.5-μm SiGe technology

被引：0

作者：

Vessal, F ^{[1
]}

Salama, CAT ^{[1
]}

机构：

[1] Univ Toronto, Edward S Rogers Sr Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada

来源：

PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING | 2003年

关键词：

analog-to-digital converter; folding-interpolating; HBT;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper deals with the design and implementation of an 8-bit, 2-GSample/s folding-interpolating analog-to-digital converter using a 0.5-mum SiGe technology with a unity gain cut off frequency f(tau) of 47 GHz. The high-speed, high-resolution A/D converter has applications in direct IF sampling receivers for wideband communication systems. The converter occupies an area of 3.5mm. x 3.5mm including pads and exhibits a better than 7-bit ENOB for an input signal frequency up to 500 MHz and a sampling rate of 2 GSample/s. The maximum value of DNL and INL are 0.6 and 1 Lsb respectively. The power dissipation of the ADC is 3.5 W using a 3.3 V power supply.

引用

页码：893 / 896

页数：4

共 8 条

[1] AN W, 2000, 26 EUR SOL STAT CIRC, P200
[2] JAJALI B, 1995, INP HBTS GROWTH PROC
[3] Kobayashi H, 1997, IEEE IMTC P, P1142, DOI 10.1109/IMTC.1997.612379
[4] PLASSCHE R, 1994, INTEGRATED ANALOG TO
[5] RAZAVI B, 1996, PRINCIPLES DATA CONV
[6] VESSAL F, 2002, ISCAS C P, V5, P573
[7] FULLY BIPOLAR, 120-MSAMPLE/S 10-B TRACK-AND-HOLD CIRCUIT
VORENKAMP, P
VERDAASDONK, JPM
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (07) : 988 - 992
[8] XIAO P, 1997, IEEE INT SOL STAT CI, P124

← 1 →