Z-domain model procedure for heterodyne digital optical phase-locked loop

被引：2
|
作者：
Chen, Xin [1 ]
Liu, Xiaoyu [1 ]
Shan, Yongxin [1 ]
Zhang, Ying [1 ]
Hu, Qiang [2 ]
Li, Jun [2 ]
Zhou, Yuan [2 ]
Lan, Shiqi [2 ]
机构：
[1] Nanjing Univ Aeronaut & Astronaut, Coll Elect & Informat Engn, Nanjing 210016, Jiangsu, Peoples R China
[2] AVIC Xian Flight Automat Control Res Inst, Xian 710065, Shanxi, Peoples R China
来源：
OPTIK | 2021年 / 241卷
基金：
中国国家自然科学基金;
关键词：
Heterodyne digital optical phase-locked loop; Z-domain; Model procedure; PERFORMANCE ANALYSIS; STABILITY ANALYSIS; COSTAS LOOP; RECEIVERS; DESIGN; NOISE;
D O I：
10.1016/j.ijleo.2021.167173
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
Although there are already some simulation tools modeling and s-domain modeling studied for heterodyne optical phase-locked loop (HOPLL), few studies about z-domain model of OPLL are reported. When the loop filter in HOPLL is implemented by digital circuit, the operation of HOPLL is controlled by digital signals which is called heterodyne digital optical phase-locked loop (HDOPLL) in this paper. It is easily deduced that the performance of HDOPLL can be analyzed more accurately by z-domain model. With a deep analysis, the problem about the nonlinear operation of optical related components can be circumvented, if the optical related components are grouped with phase frequency detector (PFD) during z-domain modeling. So the detail about the z-domain model procedure for HDOPLL is presented in the paper. Then for a case study, stability of HDOPLL is analyzed by an established z-domain model, and the correctness of z-domain model is verified by Simulink behavioral model of HDOPLL.
引用
收藏
页数：9
相关论文
共 50 条
  • [41] NEW DUAL DIGITAL PHASE-LOCKED LOOP.
    Yamasaki, Shoichiro
    Nakagawa, Masao
    Tsunogae, Toshio
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1986, 69 (05): : 67 - 74
  • [42] A digital phase-locked loop based LLRF system
    Fu, Xiaoliang
    Fong, Ken
    Yin, Zhiguo
    Zheng, Qiwen
    Au, Thomas
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2020, 962
  • [43] Verifying Global Convergence for a Digital Phase-Locked Loop
    Wei, Jijie
    Peng, Yan
    Yu, Ge
    Greenstreet, Mark
    2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2013, : 113 - 120
  • [44] Intelligent phase-locked loop for digital network synchronization
    Zhang, Qingnan
    Zhao, Xin
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 1991, 25 (05): : 91 - 98
  • [45] A New Approach on Design of a Digital Phase-Locked Loop
    Ahn, Choon Ki
    Shi, Peng
    You, Sung Hyun
    IEEE SIGNAL PROCESSING LETTERS, 2016, 23 (05) : 600 - 604
  • [46] Modeling and Simulation of Digital Phase-Locked Loop in Simulink
    Parkaban, N.
    Robens, M.
    Grewing, C.
    Christ, V.
    Liebau, D.
    Muralidharan, P.
    Nielinger, D.
    Yegin, U.
    Zambanini, A.
    van Waasen, S.
    15TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2018), 2018, : 121 - 124
  • [47] Fractional-order digital phase-locked loop
    El-Khazali, Reyad
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 963 - 966
  • [48] MULTILOOP HYBRID DIGITAL PHASE-LOCKED LOOP.
    Majumdar, T.
    Bhattacharya, A.K.
    Ray, S.K.
    Biswas, B.N.
    1600, (28):
  • [49] WIDEBAND ALL-DIGITAL PHASE-LOCKED LOOP
    YAMAMOTO, H
    MORI, S
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1975, 58 (03): : 27 - 34
  • [50] NEW INTEGRATED CIRCUIT DIGITAL PHASE-LOCKED LOOP
    LEE, WH
    HARRINGTON, EV
    COX, DB
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1975, 11 (04) : 682 - 682
12345