LDPC Decoder Implementation Using FPGA

被引：0
|
作者：
Kiaee, Mahdie [1 ]
Gharaee, Hossein [2 ]
Mohammadzadeh, Naser [1 ]
机构：
[1] Shahed Univ, Dept Comp Engn, Tehran, Iran
[2] Iran Telecom Res Ctr, Tehran, Iran
来源：
2016 8TH INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS (IST) | 2016年
关键词：
LDPC decoder; hardware implementation; FPGA; time scheduling; TPMP algorithm; EFFICIENT DECODER; ARCHITECTURES; DESIGN; AREA;
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
This paper presents a partial-parallel LDPC decoder based on sum-product algorithm with high throughput. The hardware implementation of decoder considers design issues with respect to FPGA and time scheduling is proposed based on modified TPMP1 algorithm in order to reduce the number of clock cycles, hardware resources and power. The decoder is implemented for a code length of 672 whit rate of 3/4, maximum throughput of 3360 Mbps in maximum frequency of 280 MHz and provides power of 150 mW.
引用
收藏
页码：167 / 173
页数：7
相关论文
共 50 条
  • [31] FPGA Implementation of Nonbinary Quasi-Cyclic LDPC Decoder Based On EMS Algorithm
    Sun, Yue
    Zhang, Yuyang
    Hu, Jianhao
    Zhang, Zhongpei
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1061 - 1065
  • [32] A bit-serial approximate min-sum LDPC decoder and FPGA implementation
    Darabiha, Ahmad
    Carusone, Anthony Chan
    Kschischang, Frank R.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 149 - +
  • [33] Efficient DSP implementation of an LDPC decoder
    Lechner, G
    Sayir, J
    Rupp, M
    2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL IV, PROCEEDINGS: AUDIO AND ELECTROACOUSTICS SIGNAL PROCESSING FOR COMMUNICATIONS, 2004, : 665 - 668
  • [34] Efficient implementation technique of LDPC decoder
    Leung, WK
    Lee, WL
    Wu, A
    Ping, L
    ELECTRONICS LETTERS, 2001, 37 (20) : 1231 - 1232
  • [35] Implementation of Sphere Decoder with Early Termination using FPGA
    Chauhan, Abha
    Mehra, Rajesh
    2013 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC), 2013, : 4 - 8
  • [36] A 170 Mbps (8176,7156) quasi-cyclic LDPC decoder implementation with FPGA
    Cui, Zhiqiang
    Wang, Zhongfeng
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5095 - +
  • [37] Fully parallel FPGA decoder for irregular LDPC codes
    Broulim, Jan
    Broulim, Pavel
    Moldaschl, Jan
    Georgiev, Vjaceslav
    Salom, Radek
    2015 23RD TELECOMMUNICATIONS FORUM TELFOR (TELFOR), 2015, : 309 - 312
  • [38] From multicore LDPC decoder implementations to FPGA decoder architectures: a case study
    Delomier, Yann
    Le Gal, Bertrand
    Crenne, Jeremie
    Jego, Christophe
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 93 - 96
  • [39] IMPLEMENTATION OF A LOW POWER LDPC DECODER USING BIT SERIAL ARCHITECTURE
    Revathy, M.
    Saravanan, R.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [40] Implementation of an LDPC decoder on a vector signal processor
    Lechner, G
    Bolzer, A
    Sayir, J
    Rupp, M
    CONFERENCE RECORD OF THE THIRTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2004, : 549 - 553
12345