Testing ternary content addressable memories with active neighbourhood pattern-sensitive faults

被引:8
|
作者
Huang, Y.-J. [1 ]
Li, J.-F. [1 ]
机构
[1] Natl Cent Univ, Adv Reliable Syst ARES Lab, Dept Elect Engn, Chungli 320, Taiwan
来源
关键词
D O I
10.1049/iet-cdt:20060134
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With shrinking transistor sizes and growing transistor density, testing neighbourhood pattern-sensitive faults (NPSFs) is increasingly important for semiconductor memories. A test methodology for detecting active NPSFs (ANPSFs) and static NPSFs (SNPSFs) in ternary content addressable memories (TCAMs) is presented. March-like and two-group test methods are two commonly used testing techniques for NPSFs in random access memories. Because of the special TCAM cell structure, however, using a unique test algorithm with only either a March-like or a two-group test operations are not time-efficient. A test methodology that employs both March-based and two-group testing to cover 100% ANPSFs and SNPSFs in TCAMs is proposed. The total test complexity of the proposed test methodology is 156 N for an N x K-bit TCAM. No TCAM circuit modification is needed to support the proposed test methodology.
引用
收藏
页码:246 / 255
页数:10
相关论文
共 50 条
  • [41] Design and Analysis of 2T-2M Ternary Content Addressable Memories
    Bahloul, M. A.
    Fouda, M. E.
    Naous, R.
    Zidan, M. A.
    Eltawil, A. M.
    Kurdahi, F.
    Salama, K. N.
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1430 - 1433
  • [42] In-depth Characterization of Resistive Memory-Based Ternary Content Addressable Memories
    Ly, D. R. B.
    Giraud, B.
    Noel, J-P
    Grossi, A.
    Castellani, N.
    Sassine, G.
    Nodin, J-F
    Molas, G.
    Fenouillet-Beranger, C.
    Indiveri, G.
    Nowak, E.
    Vianello, E.
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [43] A parallel test algorithm for pattern sensitive faults in semiconductor random access memories
    Lee, JC
    Kang, YS
    Kang, SH
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2721 - 2724
  • [44] Generic DFT approach for pattern sensitive faults in word-oriented memories
    Amin, AA
    Hamzah, AA
    AbdelAal, RE
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (03): : 199 - 202
  • [45] Transparent random access memory testing for pattern sensitive faults
    Karpovsky, MG
    Yarmolik, VN
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (03): : 251 - 266
  • [46] Transistor-level fault analysis and test algorithm development for ternary dynamic content addressable memories
    Wright, D
    Sachdev, M
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 39 - 47
  • [47] Modular Block-RAM-Based Longest-Prefix Match Ternary Content-Addressable Memories
    Abdelhadi, Ameer M. S.
    Lemieux, Guy G. F.
    Shannon, Lesley
    2018 28TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2018, : 243 - 250
  • [48] Testing content-addressable memories using functional fault models and march-like algorithms
    Lin, KJ
    Wu, CW
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (05) : 577 - 588
  • [49] An Energy Efficient Floating Point Computing Infrastructure Embedding Ferroelectric Field Effect Transistor Based Ternary Content Addressable Memories
    Zhang Li
    Gao Di
    Chen Shuo
    Lu Xudong
    Pang Zhanxi
    Chen Chuangtao
    Yin Xunzhao
    Zhuo Cheng
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (06) : 1518 - 1524
  • [50] Testing reconfigured RAM's and scrambled address RAM's for pattern sensitive faults
    Franklin, M
    Saluja, KK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (09) : 1081 - 1087