Testing ternary content addressable memories with active neighbourhood pattern-sensitive faults

被引:8
|
作者
Huang, Y.-J. [1 ]
Li, J.-F. [1 ]
机构
[1] Natl Cent Univ, Adv Reliable Syst ARES Lab, Dept Elect Engn, Chungli 320, Taiwan
来源
关键词
D O I
10.1049/iet-cdt:20060134
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With shrinking transistor sizes and growing transistor density, testing neighbourhood pattern-sensitive faults (NPSFs) is increasingly important for semiconductor memories. A test methodology for detecting active NPSFs (ANPSFs) and static NPSFs (SNPSFs) in ternary content addressable memories (TCAMs) is presented. March-like and two-group test methods are two commonly used testing techniques for NPSFs in random access memories. Because of the special TCAM cell structure, however, using a unique test algorithm with only either a March-like or a two-group test operations are not time-efficient. A test methodology that employs both March-based and two-group testing to cover 100% ANPSFs and SNPSFs in TCAMs is proposed. The total test complexity of the proposed test methodology is 156 N for an N x K-bit TCAM. No TCAM circuit modification is needed to support the proposed test methodology.
引用
收藏
页码:246 / 255
页数:10
相关论文
共 50 条
  • [21] Testing and diagnosing embedded content addressable memories
    Li, JF
    Tzeng, RS
    Wu, CW
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 389 - 394
  • [22] Diagnosing binary content addressable memories with comparison and RAM faults
    Li, JF
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 601 - 608
  • [23] Error-Correcting Codes for Ternary Content Addressable Memories
    Krishnan, Sriram C.
    Panigrahy, Rina
    Parthasarathy, Sunil
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (02) : 275 - U1
  • [24] Efficient neighborhood pattern-sensitive fault test algorithms for semiconductor memories
    Cheng, KL
    Tsai, MF
    Wu, CW
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 225 - 230
  • [25] Generic BIST Architecture for Testing of Content Addressable Memories
    Grigoryan, H.
    Harutyunyan, G.
    Shoukourian, S.
    Vardanian, V.
    Zorian, Y.
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [26] Testing and Diagnosis Methodologies for Embedded Content Addressable Memories
    Jin-Fu Li
    Ruey-Shing Tzeng
    Cheng-Wen Wu
    Journal of Electronic Testing, 2003, 19 : 207 - 215
  • [27] Testing and diagnosis methodologies for embedded content addressable memories
    Li, JF
    Tzeng, RS
    Wu, CW
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (02): : 207 - 215
  • [28] Testing SRAM-based content addressable memories
    Zhao, J
    Irrinki, S
    Puri, M
    Lombardi, F
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (10) : 1054 - 1063
  • [29] Testing content addressable memories with physical fault models
    Ma Lin
    Yang Xu
    Zhong Shiqiang
    Chen Yunji
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (08)
  • [30] Fault modeling and testing of content-addressable memories
    Al-Assadi, W.K., 1600, IEEE, Los Alamitos, CA, United States