High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits

被引:289
|
作者
Zhao, Weisheng [1 ,2 ]
Chappert, Claude [1 ,2 ]
Javerliac, Virgile [3 ]
Noziere, Jean-Pierre [3 ]
机构
[1] CNRS, IEF, F-91405 Orsay, France
[2] Univ Paris Sud, UMR 8622, F-91405 Orsay, France
[3] Crocus Technol, F-38025 Grenoble, France
关键词
MTJ; non-volatile; low power; high speed; high reliability and MTJ/CMOS hybrid logic; DEVICES; MEMORY;
D O I
10.1109/TMAG.2009.2024325
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Densely embedding Magnetic Tunnel Junctions (MTJ) in CMOS logic circuits is considered as one potentially powerful solution to bring non volatility, instant on/off and low standby power in today's programmable logic circuits, in order to overcome major drawbacks while preserving high operation speed. A critical issue in this process is the integration of MTJ electric signal to CMOS electronics, in particular the requirement of "zero" read/write error for logic applications. In this paper, we propose a new sense amplifier circuit, called Pre-Charge Sense Amplifier (PCSA). This circuit, comprising 7 CMOS transistors at minimum size, is able to read the magnetic configuration of a pair of magnetic tunnel junctions with opposite configurations at high speed (about 200 ps), with very low power and error rate compared to previously proposed solutions. Simulations using a ST Microelectronics 90 nm design kit and a compact model of MTJ demonstrate the performances of PCSA.
引用
收藏
页码:3784 / 3787
页数:4
相关论文
共 50 条
  • [21] Novel Low Power Cross-Coupled FET-Based Sense Amplifier Design for High-Speed SRAM Circuits
    Priya, G. Lakshmi
    Saran, Puneet
    Padhy, Shikhar Kumar
    Agarwal, Prateek
    Roobert, A. Andrew
    Julus, L. Jerart
    MICROMACHINES, 2023, 14 (03)
  • [22] An improved high speed, and low voltage CMOS current mode logic latch
    Oscar Lozada
    Guillermo Espinosa
    Analog Integrated Circuits and Signal Processing, 2017, 90 : 247 - 252
  • [23] An improved high speed, and low voltage CMOS current mode logic latch
    Lozada, Oscar
    Espinosa, Guillermo
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (01) : 247 - 252
  • [24] Low Power CMOS Full Adder Cells based on Alternative Logic for High-Speed Arithmetic Applications
    Subramanian, Sriram Sundar
    Gandhi, Mahendran
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2024, 54 (03):
  • [25] A Survey on Different Modules of Low-Power High-Speed Hybrid Full Adder Circuits
    Saraswat, Vivek
    Kumar, Ankur
    Pal, Pratosh Kumar
    Nagaria, R. K.
    2017 4TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS (UPCON), 2017, : 323 - 328
  • [26] A high-speed and power efficient CMOS dynamic comparator for data converter circuits
    Brindha, K.
    Manjula, J.
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2024, 37 (04)
  • [27] Low Voltage, Low Power, High Linearity, High Speed CMOS Voltage Mode Analog Multiplier
    Akshatha, B. C.
    Kumar, A. Vijay
    2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 1120 - 1125
  • [28] High speed and low power ADC design with dynamic analog circuits
    Matsuzawa, Akira
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 218 - 221
  • [29] A fast low power window-opening logic for high speed SAR ADC
    Lu, Yuxiao
    Fan, Chaojie
    Sun, Lu
    Li, Zhe
    Zhou, Jianjun
    IEICE ELECTRONICS EXPRESS, 2014, 11 (14):
  • [30] A Novel Low Power and Reduced Transistor Count Magnetic Arithmetic Logic Unit Using Hybrid STT-MTJ/CMOS Circuit
    Barla, Prashanth
    Joshi, Vinod Kumar
    Bhat, Somashekara
    IEEE ACCESS, 2020, 8 : 6876 - 6889