共 50 条
- [22] An improved high speed, and low voltage CMOS current mode logic latch Analog Integrated Circuits and Signal Processing, 2017, 90 : 247 - 252
- [24] Low Power CMOS Full Adder Cells based on Alternative Logic for High-Speed Arithmetic Applications INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2024, 54 (03):
- [25] A Survey on Different Modules of Low-Power High-Speed Hybrid Full Adder Circuits 2017 4TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS (UPCON), 2017, : 323 - 328
- [27] Low Voltage, Low Power, High Linearity, High Speed CMOS Voltage Mode Analog Multiplier 2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 1120 - 1125
- [28] High speed and low power ADC design with dynamic analog circuits 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 218 - 221
- [29] A fast low power window-opening logic for high speed SAR ADC IEICE ELECTRONICS EXPRESS, 2014, 11 (14):
- [30] A Novel Low Power and Reduced Transistor Count Magnetic Arithmetic Logic Unit Using Hybrid STT-MTJ/CMOS Circuit IEEE ACCESS, 2020, 8 : 6876 - 6889