A New Approach for Circuit Design Optimization using Genetic Algorithm

被引:0
|
作者
Bao, Zhiguo [1 ]
Watanabe, Takahiro [1 ]
机构
[1] Waseda Univ, Grad Sch Informat Prod & Syst, Kitakyushu, Fukuoka, Japan
关键词
Circuit Optimization; Evolvable Hardware; Evolutionary Algorithm; Genetic Algorithm;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A circuit designed by human often results in very complex hardware architectures, requiring a large amount of manpower and computational resources. A wider objective is used to find novel solutions to design such complex architectures so that system functionality and performance may not be compromised. Design automation using reconfigurable hardware and Evolutionary Algorithms (EA), such as Genetic Algorithm (GA), is one of the methods to tackle this issue. This concept applies the notion of Evolvable Hardware (EHNV) to the problem domain such as novel design solutions and circuit optimization. EHW is a new field about the use of EA to synthesize a circuit. EA manipulates a population of individuals where each individual describes how to construct a candidate for a good circuit. Each circuit is assigned a fitness, which indicates how well a candidate satisfies the design specification. EA uses stochastic operators repeatedly to evolve new circuit configurations from existing ones, and a resultant circuit configuration will exhibit a desirable behavior. In this paper, optimum circuit design by using GA with fitness function composed of circuit complexity, power and time delay is proposed, and its effectiveness is shown by simulations.
引用
收藏
页码:383 / 386
页数:4
相关论文
共 50 条
  • [41] A new genetic approach for transport network design and optimization
    Dinu, S.
    Bordea, G.
    BULLETIN OF THE POLISH ACADEMY OF SCIENCES-TECHNICAL SCIENCES, 2011, 59 (03) : 263 - 272
  • [42] Layout Optimization Method for Magnetic Circuit Using Multistep Utilization of Genetic Algorithm Combined with Design Space Reduction
    Okamoto, Yoshifumi
    Tominaga, Yusuke
    Sato, Shuji
    ELECTRICAL ENGINEERING IN JAPAN, 2012, 181 (03) : 19 - 30
  • [43] A delay line circuit design for crosstalk minimization using genetic algorithm
    Chung, Chaeho
    Lee, Soobum
    Kwak, Byung Man
    Kim, Gawon
    Kim, Joungho
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (03) : 578 - 583
  • [44] Optimization of envelope design for housing in hot climates using a genetic algorithm (GA) computational approach
    Al-Saadi, Saleh N.
    Al-Jabri, Khalifa S.
    JOURNAL OF BUILDING ENGINEERING, 2020, 32
  • [45] Novel Approach to Ship Multidisciplinary Design and Optimization Using Genetic Algorithm and Response Surface Method
    Gorshy, Hesham
    Chu, Xuezheng
    Gao, Liang
    Qiu, Haobo
    MATERIALS AND PRODUCT TECHNOLOGIES, 2010, 118-120 : 967 - 971
  • [46] Delay line circuit design for crosstalk minimization using genetic algorithm
    Chung, Chaeho
    Lee, Soobuni
    Kwak, Byung Man
    Kim, Gawon
    Kim, Joungho
    CJK-OSM 4: The Fourth China-Japan-Korea Joint Symposium on Optimization of Structural and Mechanical Systems, 2006, : 551 - 556
  • [47] A new approach to nuclear reactor design optimization using genetic algorithms and regression analysis
    Kumar, Akansha
    Tsvetkov, Pavel V.
    ANNALS OF NUCLEAR ENERGY, 2015, 85 : 27 - 35
  • [48] A new memetic algorithm using particle swarm optimization and genetic algorithm
    Soak, Sang-Moon
    Lee, Sang-Wook
    Mahalik, N. P.
    Ahn, Byung-Ha
    KNOWLEDGE-BASED INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS, PT 1, PROCEEDINGS, 2006, 4251 : 122 - 129
  • [49] Design and Optimization of Magnetic Circuit of Damp Roller Based on Genetic Algorithm in Belt Conveyor
    Zeng, Shixian
    Xue, Rui
    Chen, Jiangbo
    BASIC & CLINICAL PHARMACOLOGY & TOXICOLOGY, 2020, 127 : 162 - 163
  • [50] Reversible Logic Circuit Synthesis using Genetic Algorithm and Particle Swarm Optimization
    Manna, Papiya
    Kole, Dipak K.
    Rahaman, Hafizur
    Das, Debesh K.
    Bhattacharya, Bhargab B.
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 246 - 250