A Prospect of Achieving Artificial Neural Networks through FPGA

被引:0
作者
Kansal, Siddhant [1 ]
Sikri, Manas [1 ]
Gupta, Archit [1 ]
Sharma, Manoj [1 ]
机构
[1] BVCOE, ECE Dept, New Delhi, India
来源
2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON) | 2018年
关键词
Artificial Neural Network; FPGA; Backpropagation; Accelerators; IMPLEMENTATION; CONTROLLER;
D O I
暂无
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
With the beginning of the 21st century, industries and researchers witnessed the end of the Moore's Law. The stagnation of the size of transistor and other related limitations have compelled researchers to look for alternative approaches in order to maintain the momentum for design of computational intensive, high performing reliable systems focusing applications involving cloud computing, artificial intelligence, big data and IoT. The fuzzy Artificial Neural Network (ANN) based design approach have assisted a lot, in optimizing the systems manifold, for instance optimizing the system design targeting the pattern recognition problem in a large dataset. The capabilities and advantages associated with ANN have made it possible to address varied set of problems. Until now it was being implemented through software. Recent studies have showcased different limitations associated with software level ANN implementations. To address these issues hardware implementation of ANN based algorithms have been proposed and found more efficient vis-a-vis software based implementations. With the advances in technology, hardware available today is more efficient and capable. Devices based on GPUs, FPGAs and ASICs are used for the same, however FPGA shows more potentials as it is closer to wafer processing, providing options for high degree optimizations in power, speed and area; which seems to be perfect for today's dynamic dataset requirements. This paper focuses on the use of FPGAs for ANN inspired hardware level implementations. Authors have made a comprehensive study of the amalgamations of the technologies. Authors then propound the implementation of processing blocks, activations functions, weight managements and applications on the FPGA augmenting with external data interface.
引用
收藏
页码:351 / 356
页数:6
相关论文
共 24 条
[1]   Survey of Stochastic Computing [J].
Alaghi, Armin ;
Hayes, John P. .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12
[2]  
[Anonymous], 2015, P 2015 ACM SIGDA INT
[3]  
Bade S., P IEEE WORKSH FPGAS
[4]  
Bettoni M., 2017, 2017 NEW GENERATION
[5]  
Caulfield AM, 2016, INT SYMP MICROARCH
[6]  
CORTES C, 1995, MACH LEARN, V20, P273, DOI 10.1023/A:1022627411411
[7]   GANGLION - A FAST FIELD-PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF A CONNECTIONIST CLASSIFIER [J].
COX, CE ;
BLANZ, WE .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) :288-299
[8]  
Eldredge J., P 1994 IEEE INT C NE
[9]  
Eldredge J., P IEEE CUST INT CIRC
[10]  
Fowers J., 2015, 2015 IEEE 23 ANN INT