BJT-Mode Endurance on a 1T-RAM Bulk FinFET Device

被引:15
作者
Aoulaiche, Marc [1 ]
Collaert, Nadine [1 ]
Degraeve, Robin [1 ]
Lu, Zhichao [2 ]
De Wachter, Bart [1 ]
Groeseneken, Guido [1 ]
Jurczak, Malgorzata [1 ]
Altimime, Laith [1 ]
机构
[1] IMEC, B-3001 Louvain, Belgium
[2] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
关键词
Bipolar junction transistor (BJT); bulk FinFET; cycling; endurance; floating-body cell (FBC); one-transistor random access memory (1T-RAM); reliability;
D O I
10.1109/LED.2010.2079313
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, endurance is investigated on one bulk FinFET transistor capacitorless random access memory, using the bipolar junction transistor (BJT) programming mode. For the first time, it is shown that endurance is an issue using the BJT-mode programming. The dominant degradation is due to the interface state generation by impact ionization used to write "1." This degradation leads to the gate-induced drain leakage current increase, which results in shifts of the read state "0" current.
引用
收藏
页码:1380 / 1382
页数:3
相关论文
共 12 条
[1]   Floating Body Cell (FBC) Memory for 16-nm Technology with Low Variation on Thin Silicon and 10-nm BOX [J].
Avci, U. E. ;
Ban, I. ;
Kencke, D. L. ;
Chang, P. L. D. .
2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, :29-30
[2]  
Bawedin S., 2009, ECS Trans., V19, P243, DOI [10.1149/1.3117415.[12]S., DOI 10.1149/1.3117415.[12]S]
[3]  
Chan T.Y., 1987, IEEE International Electron Device Meeting, 2011, P718
[4]   Optimizing the Readout Bias for the Capacitorless 1T Bulk FinFET RAM Cell [J].
Collaert, N. ;
Aoulaiche, M. ;
Rakowski, M. ;
Redolfi, A. ;
De Wachter, B. ;
Van Houdt, J. ;
Jurczak, M. .
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (12) :1377-1379
[5]   AN ANALYTICAL MODEL FOR HOT-CARRIER-INDUCED DEGRADATION OF DEEP-SUBMICRON N-CHANNEL LDD MOSFETS [J].
GOO, JS ;
KIM, YG ;
LYEE, H ;
KWON, HY ;
SHIN, H .
SOLID-STATE ELECTRONICS, 1995, 38 (06) :1191-1196
[6]   ANALYSIS OF THE CHARGE PUMPING TECHNIQUE AND ITS APPLICATION FOR THE EVALUATION OF MOSFET DEGRADATION [J].
HEREMANS, P ;
WITTERS, J ;
GROESENEKEN, G ;
MAES, HE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (07) :1318-1335
[7]   New generation of Z-RAM [J].
Okhonin, S. ;
Nagoga, M. ;
Carman, E. ;
Beffa, R. ;
Faraoni, E. .
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, :925-928
[8]   A capacitor-less 1T-DRAM cell [J].
Okhonin, S ;
Nagoga, M ;
Sallese, JM ;
Fazan, P .
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (02) :85-87
[9]  
Ranica R, 2005, 2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P38
[10]  
SZE SM, 1981, PHYSICS SEMICONDUCTO, P484