A Wideband Model for On-Chip Interconnects With Different Shielding Structures

被引：7
|
作者：
Kang, Kai [1 ]
Cao, Xin [1 ]
Wu, Yunqiu [1 ]
Gao, Zongzhi [1 ]
Tang, Zongxi [1 ]
Ban, Yongling [1 ]
Sun, Lingling [2 ]
Yin, Wen-Yan [3 ]
机构：
[1] Univ Elect Sci & Technol China, Chengdu 611731, Sichuan, Peoples R China
[2] Hangzhou Dianzi Univ, Elect & Informat Dept, Hangzhou 310018, Zhejiang, Peoples R China
[3] Zhejiang Univ, Hangzhou 310058, Zhejiang, Peoples R China
来源：
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2017年 / 7卷 / 10期
基金：
中国国家自然科学基金;
关键词：
Floating shield; interconnect; modeling; on-chip; parallel ground shields (PGS); solid ground; wideband; MULTIPLE COUPLED INDUCTORS; CLOSED-FORM EXPRESSIONS; SPICE-COMPATIBLE MODEL; EQUIVALENT-CIRCUIT; FREQUENCY; CMOS; SILICON; PARAMETERS; SUBSTRATE; IMPEDANCE;
D O I：
10.1109/TCPMT.2017.2732445
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper, a wideband model for on-chip interconnects with different shielding structures is proposed. In order to improve the performance of interconnects, solid ground, floating shields, and parallel ground shields are often employed in real applications. Based on the transmission line theory and electromagnetic wave theory, these three different shielding structures are analyzed and discussed. Also, many parasitic effects such as eddy current, skin effect, proximity effect, and substrate loss have been taken into consideration to improve the precision of the proposed model. It is shown that the simulated results of the model are in good agreement with the measured ones up to 110 GHz. The validity of the proposed model has been proven.
引用
收藏
页码：1702 / 1712
页数：11
相关论文
共 50 条
  • [41] Silicon nanophotonic integrated devices enabling multiplexed on-chip optical interconnects
    Dai, Daoxin
    Wang, Jian
    Chen, Sitao
    INTEGRATED OPTICS: PHYSICS AND SIMULATIONS II, 2015, 9516
  • [42] Measurements of the effect of jitter on the performance of clock retiming circuits for on-chip interconnects
    Kadayinti, Naveen
    Baghini, Maryam Shojaei
    Sharma, Dinesh K.
    MICROELECTRONICS JOURNAL, 2018, 81 : 101 - 106
  • [43] Silicon-Germanium Nanostructures for Light Emitters and On-Chip Optical Interconnects
    Tsybeskov, Leonid
    Lockwood, David J.
    PROCEEDINGS OF THE IEEE, 2009, 97 (07) : 1284 - 1303
  • [44] Loop-based inductance extraction and modeling for multiconductor on-chip interconnects
    Yu, S
    Petranovic, DM
    Krishnan, S
    Lee, K
    Yang, CY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (01) : 135 - 145
  • [45] A Scalable Model of On-Chip Inductor Including Tunable Dummy Metal Density Factor
    Chen, Dong
    Wu, Yunqiu
    Liu, Huihua
    Yin, Wen-Yan
    Kang, Kai
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (02): : 296 - 305
  • [46] Broadband scalable compact circuit model for on-chip spiral inductors by neural network
    Han, Bo
    Shi, Xiaofeng
    Li, Jun
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2017, 30 (06)
  • [47] An Approach for Determining Equivalent Circuit Model of On-Chip Inductors
    Yan, Na
    Yang, Chen
    Gao, Jianjun
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2013, 55 (10) : 2363 - 2370
  • [48] Modeling and Co-Simulation of I/O Interconnects for On-Chip and Off-Chip EMI Prediction
    Kwak, SangKeun
    Jo, Jeongmin
    Kim, SoYoung
    2012 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2012, : 821 - 824
  • [49] Novel High Efficieny CMOS On-Chip Antenna Structures at Millimeter Waves
    Pan, Shiji
    Wang, Di
    Capolino, Filippo
    2011 IEEE INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION (APSURSI), 2011, : 907 - 910
  • [50] Experimental validation of crosstalk simulations for on-chip interconnects using S-parameters
    Kobrinsky, MJ
    Chakravarty, S
    Jiao, D
    Harmes, MC
    List, S
    Mazumder, M
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (01): : 57 - 62
12345