A Wideband Model for On-Chip Interconnects With Different Shielding Structures

被引:7
|
作者
Kang, Kai [1 ]
Cao, Xin [1 ]
Wu, Yunqiu [1 ]
Gao, Zongzhi [1 ]
Tang, Zongxi [1 ]
Ban, Yongling [1 ]
Sun, Lingling [2 ]
Yin, Wen-Yan [3 ]
机构
[1] Univ Elect Sci & Technol China, Chengdu 611731, Sichuan, Peoples R China
[2] Hangzhou Dianzi Univ, Elect & Informat Dept, Hangzhou 310018, Zhejiang, Peoples R China
[3] Zhejiang Univ, Hangzhou 310058, Zhejiang, Peoples R China
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2017年 / 7卷 / 10期
基金
中国国家自然科学基金;
关键词
Floating shield; interconnect; modeling; on-chip; parallel ground shields (PGS); solid ground; wideband; MULTIPLE COUPLED INDUCTORS; CLOSED-FORM EXPRESSIONS; SPICE-COMPATIBLE MODEL; EQUIVALENT-CIRCUIT; FREQUENCY; CMOS; SILICON; PARAMETERS; SUBSTRATE; IMPEDANCE;
D O I
10.1109/TCPMT.2017.2732445
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, a wideband model for on-chip interconnects with different shielding structures is proposed. In order to improve the performance of interconnects, solid ground, floating shields, and parallel ground shields are often employed in real applications. Based on the transmission line theory and electromagnetic wave theory, these three different shielding structures are analyzed and discussed. Also, many parasitic effects such as eddy current, skin effect, proximity effect, and substrate loss have been taken into consideration to improve the precision of the proposed model. It is shown that the simulated results of the model are in good agreement with the measured ones up to 110 GHz. The validity of the proposed model has been proven.
引用
收藏
页码:1702 / 1712
页数:11
相关论文
共 50 条
  • [21] Optimal positions of twists in global on-chip differential interconnects
    Mensink, Eisse
    Schinkel, Daniel
    Klumperink, Eric A. M.
    van Tuijl, Ed
    Nauta, Bram
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (04) : 438 - 446
  • [22] Scalable Modeling of Resistive Losses in On-Chip Interconnects at mm-Wave Frequencies
    Zheng, Lei
    Ferrara, Andrew R.
    Weisshaar, Andreas
    2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2016,
  • [23] Light Emission from Highly-Strained Germanium for On-Chip Optical Interconnects
    Nam, D.
    Sukhdeo, D. S.
    Dutt, B. R.
    Saraswat, K. C.
    SIGE, GE, AND RELATED COMPOUNDS 6: MATERIALS, PROCESSING, AND DEVICES, 2014, 64 (06): : 371 - 381
  • [24] A 450-GHz Wideband On-Chip Antenna with an Extremely Low Profile
    Kong, Shangcheng
    Shum, Kam -Man
    Chan, Chi Hou
    2023 17TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION, EUCAP, 2023,
  • [25] Systematic Characterization of Graphene ESD Interconnects for On-Chip ESD Protection
    Chen, Qi
    Ma, Rui
    Zhang, Wei
    Lu, Fei
    Wang, Chenkun
    Liang, Owen
    Zhang, Feilong
    Li, Cheng
    Tang, He
    Xie, Ya-Hong
    Wang, Albert
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (08) : 3205 - 3212
  • [26] Stochastic Modeling-Based Variability Analysis of On-Chip Interconnects
    Vande Ginste, Dries
    De Zutter, Daniel
    Deschrijver, Dirk
    Dhaene, Tom
    Manfredi, Paolo
    Canavero, Flavio
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (07): : 1182 - 1192
  • [27] A design-oriented methodology for accurate modeling of on-chip interconnects
    Gonzalez-Diaz, Oscar
    Linares-Aranda, Monico
    Torres-Torres, Reydezel
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 71 (02) : 221 - 230
  • [28] Scalable wideband equivalent circuit model for silicon-based on-chip transmission lines
    Hansheng Wang
    Weiliang He
    Minghui Zhang
    Lu Tang
    Journal of Semiconductors, 2017, (06) : 113 - 118
  • [29] A Novel Wideband 1-π Model with Accurate Substrate Modeling for On-Chip Spiral Inductors
    Zou, Huanhuan
    Liu, Jun
    Wen, Jincai
    Wang, Huang
    Sun, Lingling
    Yu, Zhiping
    IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
  • [30] Full-wave PEEC time-domain method for the modeling of on-chip interconnects
    Restle, PJ
    Ruehli, AE
    Walker, SG
    Papadopoulos, G
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (07) : 877 - 887