A Wideband Model for On-Chip Interconnects With Different Shielding Structures

被引：7

作者：

Kang, Kai ^{[1
]}

Cao, Xin ^{[1
]}

Wu, Yunqiu ^{[1
]}

Gao, Zongzhi ^{[1
]}

Tang, Zongxi ^{[1
]}

Ban, Yongling ^{[1
]}

Sun, Lingling ^{[2
]}

Yin, Wen-Yan ^{[3
]}

机构：

[1] Univ Elect Sci & Technol China, Chengdu 611731, Sichuan, Peoples R China

[2] Hangzhou Dianzi Univ, Elect & Informat Dept, Hangzhou 310018, Zhejiang, Peoples R China

[3] Zhejiang Univ, Hangzhou 310058, Zhejiang, Peoples R China

来源：

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2017年 / 7卷 / 10期

基金：

中国国家自然科学基金;

关键词：

Floating shield; interconnect; modeling; on-chip; parallel ground shields (PGS); solid ground; wideband; MULTIPLE COUPLED INDUCTORS; CLOSED-FORM EXPRESSIONS; SPICE-COMPATIBLE MODEL; EQUIVALENT-CIRCUIT; FREQUENCY; CMOS; SILICON; PARAMETERS; SUBSTRATE; IMPEDANCE;

D O I：

10.1109/TCPMT.2017.2732445

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

In this paper, a wideband model for on-chip interconnects with different shielding structures is proposed. In order to improve the performance of interconnects, solid ground, floating shields, and parallel ground shields are often employed in real applications. Based on the transmission line theory and electromagnetic wave theory, these three different shielding structures are analyzed and discussed. Also, many parasitic effects such as eddy current, skin effect, proximity effect, and substrate loss have been taken into consideration to improve the precision of the proposed model. It is shown that the simulated results of the model are in good agreement with the measured ones up to 110 GHz. The validity of the proposed model has been proven.

引用

页码：1702 / 1712

页数：11

共 50 条

[11] Characterization of On-Chip Interconnects: Case Study in 28 nm CMOS Technology
Jarihani, Arash Ebrahimi
Sarafi, Sahar
Koberle, Michael
Sturm, Johannes
Tonello, Andrea M.
2019 27TH AUSTROCHIP WORKSHOP ON MICROELECTRONICS (AUSTROCHIP), 2019, : 93 - 99
[12] A unified RLC model for high-speed on-chip interconnects
Sim, SP
Krishnan, S
Petranovic, DM
Arora, ND
Lee, KR
Yang, CY
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (06) : 1501 - 1510
[13] A comprehensive performance macro-modeling of on-chip RC interconnects considering line shielding effects
Engels, S.
Wilson, R.
Azemard, N.
Maurine, Philippe
INTEGRATION-THE VLSI JOURNAL, 2006, 39 (04) : 433 - 456
[14] A design-oriented methodology for accurate modeling of on-chip interconnects
Oscar Gonzalez-Diaz
Monico Linares-Aranda
Reydezel Torres-Torres
Analog Integrated Circuits and Signal Processing, 2012, 71 : 221 - 230
[15] A Wideband Predictive "Double-π" Equivalent-Circuit Model for On-Chip Spiral Inductors
Wang, Chuan
Liao, Huailin
Li, Chen
Huang, Ru
Wong, Waisum
Zhang, Xin
Wang, Yangyuan
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (04) : 609 - 619
[16] Shielding effect of on-chip interconnect inductance
El-Moursy, MA
Friedman, EG
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (03) : 396 - 400
[17] Wave-propagation based analytical model for distributed on-chip RLC interconnects
Kadim, H. J.
Coulibaly, L. M.
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4159 - +
[18] On-chip optical interconnects versus electrical interconnects for high-performance applications
Stucchi, Michele
Cosemans, Stefan
Van Campenhout, Joris
Tokei, Zsolt
Beyer, Gerald
MICROELECTRONIC ENGINEERING, 2013, 112 : 84 - 91
[19] Performace Modeling and Optimization for On-Chip Interconnects in Memory Arrays
Mohseni, Javaneh
Pan, Chenyun
Naeemi, Azad
2015 IEEE 24TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2015, : 149 - 151
[20] Performance Modeling and Optimization for On-Chip Interconnects in STT-MRAM Memory Arrays
Mohseni, Javaneh
Pan, Chenyun
Naeemi, Azad
2016 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2016, : 53 - 55

← 1 2 3 4 5 →