HoneyComb: A Multi-grained Dynamically Reconfigurable Runtime Adaptive Hardware Architecture

被引：0

作者：

Thomas, Alexander ^{[1
]}

Rueckauer, Michael ^{[1
]}

Becker, Juergen ^{[1
]}

机构：

[1] Karlsruher Inst Technol KIT, Inst Tech Informationsverarbeitung, Karlsruhe, Germany

来源：

2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC) | 2011年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Reconfigurable computing is a promising concept for data processing. Higher parallel utilization of the given hardware resources results in better performance and lower power consumption compared to conventional approaches like von Neumann or Harvard architectures. Nevertheless, current reconfigurable solutions have their limitations and require more scientific attention. This contribution presents a new reconfigurable architecture which targets many weaknesses like array utilization, reusability and post-compile flexibility. Therefore, new features like runtime routing, multi-grained data types, partial reconfiguration and application tailored adaptability have been implemented and tightly coupled to software tools and programming languages. A demonstration chip using TSMC 90nm standard cell technology has been designed and is currently in production.

引用

页码：335 / 340

页数：6

共 50 条

[41] High-Efficiency Customized Coarse-Grained Dynamically Reconfigurable Architecture for JPEG2000
Zhao, Xin
Erdogan, Ahmet T.
Arslan, Tughrul
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (12) : 2343 - 2348
[42] Dynamically Reconfigurable Real-Time Hardware Architecture for Channel Utilisation Analysis in Industrial Wireless Communication
Karsthof, Ludwig
Hao, Mingjie
Rust, Jochen
Block, Dimitri
Meier, Uwe
Paul, Steffen
2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,
[43] A dynamically reconfigurable Hardware Co-processor for a multi-standard wireless MAC processor
Nabi, Syed Waqar
Wells, Cade C.
Vanderbauwhede, Wim
PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 368 - +
[44] A reconfigurable architecture suitable for adaptive multi-resolution processing
Naviner, L
Helaoui, M
Naviner, JF
De Barros, M
Ghazel, A
2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 342 - 345
[45] C-Based Adaptive Stream Processing on Dynamically Reconfigurable Hardware: A Case Study on Window Join
Fukuda, Eric Shun
Kawashima, Hideyuki
Inoue, Hiroaki
Fujii, Taro
Furuta, Koichiro
Asai, Tetsuya
Motomura, Masato
RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2013, 7806 : 220 - 220
[46] A reconfigurable and compact hardware architecture of CLEFIA block cipher with multi-configuration
Cheng, Xin
Zhu, Haowen
Xu, Yixuan
Zhang, Yongqiang
Xiao, Hao
Zhang, Zhang
MICROELECTRONICS JOURNAL, 2021, 114
[47] RTL-to-Layout Implementation of an Embedded Coarse Grained Architecture for Dynamically Reconfigurable Computing in Systems-on-Chip
Campi, F.
Koenig, R.
Dreschmann, M.
Neukirchner, M.
Picard, D.
Juettner, M.
Schueler, E.
Deledda, A.
Rossi, D.
Pasini, A.
Huebner, M.
Becker, J.
Guerrieri, R.
2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2009, : 110 - +
[48] Inter-coarse-grained reconfigurable architecture reconfiguration technique for efficient pipelining of kernel-stream on coarse-grained reconfigurable architecture-based multi-core architecture
Kim, Yoonjin
Joo, Hyejin
Yoon, Sohyun
IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (04) : 251 - 265
[49] MT-ADRES: multi-threading on coarse-grained reconfigurable architecture
Wu, Kehuai
Kanstein, Andreas
Madsen, Jan
Berekovic, Mladen
INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (07) : 761 - 776
[50] Adaptive human detection approach using FPGA-based parallel architecture in reconfigurable hardware
Li, Yibin
Gai, Keke
Qiu, Meikang
Dai, Wenyun
Liu, Meiqin
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2017, 29 (14):

← 1 2 3 4 5 →