Cost-efficient memory architecture design of NAND flash memory embedded systems

被引：21
作者：
Park, C
Seo, J
Seo, DY
Kim, S
Kim, B
机构：
来源：
21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/ICCD.2003.1240943
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
NAND flash memory has become an indispensable component in embedded systems because of its versatile features such as non-volatility, solid-state reliability, low cos,t and high density. Even though NAND flash memory gains popularity as data storage, it also can be exploited as code memory for XIP (execute-in-place). In this paper, we present a cost-efficient memory architecture which incorporates NAND flash memory into an existing memory hierarchy for code execution. The usefulness of the proposed approach is demonstrated with real embedded workloads on a real hardware prototyping board.
引用
收藏
页码：474 / 480
页数：7
相关论文
共 10 条
[1]  
CHANG LP, 2002, 8 IEEE REAL TIM EMB
[2]  
Douglis F., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P25
[3]  
Hennessy J. L, 2012, COMPUTER ARCHITECTUR
[4]  
Jouppi N. P., 1990, INT S COMP ARCH, P364
[5]  
LORCH JR, 1998, IEEE PERSONAL CO JUN
[6]  
MARSH B, 1993, P 27 HAW C SYS SCI W, P451
[7]  
*SAMS EL CO, 2002, NAND FLASH MEM SMART
[8]  
Torrellas J., 1995, Proceedings. First IEEE Symposium on High-Performance Computer Architecture, P360, DOI 10.1109/HPCA.1995.386527
[9]  
WU M, 1994, P 6 INT C ARCH SUPP, P86, DOI DOI 10.1145/195473.195506
[10]  
YOUNG C, 1993, P INT C COMP DES OCT, P44
1