VHDL Implementation of a Flexible and Synthesizable FFT Processor

被引：2

作者：

Correa, I. S. ^{[1
]}

Freitas, L. C.

Klautau, A.

Costa, J. C. W. A. ^{[1
]}

机构：

[1] Fed Univ Para UFPA, Dept Elect & Comp Engn, Belem, Para, Brazil

来源：

IEEE LATIN AMERICA TRANSACTIONS | 2012年 / 10卷 / 01期

关键词：

VHDL language; digital hardware design; FFT;

D O I：

10.1109/TLA.2012.6142457

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the current stage of development of a fast Fourier transform (FFT) processor in VHDL. This processor uses fixed-point as numeric representation, taking advantage of the facilities provided by the IEEE fixed point package. Its main advantages is that it is being developed as fully parameterizable processor, in a way that the number of bits, fixed point position and number of points computed in the FFT can be easily changed. It is also able to be used in several applications such as classification algorithms and communications systems. An open source prototype core has been developed and it can perform a complete FFT transform using radix-2 with decimation in time. Results and details of this implementation are presented.

引用

页码：1180 / 1183

页数：4

共 50 条

[21] Design of an efficient FFT processor for OFDM systems
Jiang, HN
Luo, HW
Tian, JF
Song, WT
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2005, 51 (04) : 1099 - 1103
[22] Comparative Evaluation of Various FFT Processor Architectures
Bashir, Anees Fathima
Suruliandi, A.
2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1105 - 1113
[23] AN OPTIMIZED PIPELINE FFT PROCESSOR BASED ON FPGA
Ngo Thanh Nhan
Tran Cong Danh
Vu Duc Lung
Nguyen The Dai Duong
2011 3RD INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT (ICCTD 2011), VOL 1, 2012, : 593 - 597
[24] Efficient FFT Implementation on a CGRA
Li Yu
Yang Jinjiang
Liu Leibo
2020 5TH INTERNATIONAL CONFERENCE ON MATHEMATICS AND ARTIFICIAL INTELLIGENCE (ICMAI 2020), 2020, : 1 - 4
[25] Hardware efficient design of Variable Length FFT Processor
Gautam, Vinay
Ray, Kailash Chandra
Haddow, Pauline
2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 309 - 312
[26] Vedic multiplication based efficient OFDM FFT processor
Kalra, Bhawna
Sharma, J. B.
JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 2017, 32 (04) : 3121 - 3128
[27] FFT Implementation using QCA
Awais, Muhammad
Vacca, Marco
Graziano, Mariagrazia
Masera, Guido
2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 741 - 744
[28] Low Power Pipelined FFT Processor Architecture on FPGA
Hassan, S. L. M.
Sulaiman, N.
Halim, I. S. A.
2018 9TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC2018), 2018, : 31 - 34
[29] The GPS code acquisition based on pipelined FFT processor
Li Wei
Zhu Haibing
Wang Jun
Li Shaohong
SECOND INTERNATIONAL CONFERENCE ON SPACE INFORMATION TECHNOLOGY, PTS 1-3, 2007, 6795
[30] An Area and Power Efficient FFT Processor for UWB Systems
Qiao, Shushan
Hei, Yong
Wu, Bin
Zhou, Yumei
2007 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-15, 2007, : 582 - 585

← 1 2 3 4 5 →