VHDL Implementation of a Flexible and Synthesizable FFT Processor

被引：2

作者：

Correa, I. S. ^{[1
]}

Freitas, L. C.

Klautau, A.

Costa, J. C. W. A. ^{[1
]}

机构：

[1] Fed Univ Para UFPA, Dept Elect & Comp Engn, Belem, Para, Brazil

来源：

IEEE LATIN AMERICA TRANSACTIONS | 2012年 / 10卷 / 01期

关键词：

VHDL language; digital hardware design; FFT;

D O I：

10.1109/TLA.2012.6142457

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the current stage of development of a fast Fourier transform (FFT) processor in VHDL. This processor uses fixed-point as numeric representation, taking advantage of the facilities provided by the IEEE fixed point package. Its main advantages is that it is being developed as fully parameterizable processor, in a way that the number of bits, fixed point position and number of points computed in the FFT can be easily changed. It is also able to be used in several applications such as classification algorithms and communications systems. An open source prototype core has been developed and it can perform a complete FFT transform using radix-2 with decimation in time. Results and details of this implementation are presented.

引用

页码：1180 / 1183

页数：4

共 50 条

[1] Implementation of an asynchronous FFT processor
Seshasayanan, R
Srivatsa, SK
Sugavaneswaran, V
INDICON 2005 Proceedings, 2005, : 327 - 331
[2] VHDL implementation of FFT/IFFT Blocks for OFDM
Verma, Pawan
Kaur, Harpreet
Singh, Mandeep
Singh, Balwinder
2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), 2009, : 186 - +
[3] CAD Tool Autogeneration of VHDL FFT for FPGA/ASIC Implementation
Schmuland, Todd E.
Jamali, Mohsin M.
Longbrake, Matthew B.
Buxa, Peter E.
2012 IEEE 10TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2012, : 237 - 240
[4] FPGA Implementation of FFT Processor Using Vedic Algorithm
More, Tushar V.
Panat, Ashish R.
2013 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2013, : 22 - 26
[5] Dynamically Reconfigurable FFT Processor for Flexible OFDM Baseband Processing
Ferreira, Mario Lopes
Barahimi, Amin
Ferreira, Joao Canas
2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
[6] FPGA implementation of Radix-22 Pipelined FFT Processor
Saeed, Ahmed
Elbably, M.
Abdelfadeel, G.
Eladawy, M. I.
SIGNAL PROCESSING SYSTEMS, 2009, : 109 - +
[7] Implementation of 32-Point FFT Processor for OFDM System
Soundarya, G.
Naveen, V. Jagan
Rao, D. Tirumala
COMPUTATIONAL INTELLIGENCE IN DATA MINING, VOL 3, 2015, 33
[8] Custom Instruction for NIOS II processor FFT implementation for Image processing
Sundararajan, Sindhuja
Meyer-Baese, Uwe
Botella, Guillermo
SENSING AND ANALYSIS TECHNOLOGIES FOR BIOMEDICAL AND COGNITIVE APPLICATIONS 2016, 2016, 9871
[9] A Configurable FFT Processor
He Jing
Ma Lanjuan
Xu Xinyu
ICWMMN 2010, PROCEEDINGS, 2010, : 246 - 249
[10] Design and Implementation of an SFQ-Based Single-Chip FFT Processor
Ono, Tomohiro
Suzuki, Hideo
Yamanashi, Yuki
Yoshikawa, Nobuyuki
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2017, 27 (04)

← 1 2 3 4 5 →