TIM Selection Methodology for High Power Flip Chip Packages

被引:0
作者
Islam, Nokibul [1 ]
Lee, SeoWon [2 ]
Lee, JoonYeob [2 ]
Ka, YunHyeon [2 ]
Khim, JinYoung [2 ]
Galloway, Jesse [1 ]
机构
[1] Amkor Technol Inc, 1900 S Price Rd, Chandler, AZ 85286 USA
[2] Amkor Technol Korea Inc, Seoul 133706, South Korea
来源
2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS | 2010年
关键词
Flip Chip; TIM; MRT; TCB; HAST; HTS; Warpage; Delamination; Pump-out; Theta jc; THERMAL INTERFACE MATERIALS;
D O I
暂无
中图分类号
O414.1 [热力学];
学科分类号
摘要
Flip-chip packages are currently used for various applications such as desktop computers, servers, gaming, telecommunications, etc. Due to tremendous demand of die functionality, the power levels and more importantly the die heat-flux densities are drastically increasing, thus customers are constantly pushing packaging industries to lower thermal impedance of TIM for very high power flip chip packages. To achieve the target, TIM formulation focuses on filler type, size, loading, etc. Typically low modulus gel and grease type TIM are filled with Al2O3, Ag, Ga, Al, etc filler. Fillers are designed for high-performance, and high power application. The cross-linking properties of gel or grease type TIM should have enough strength so it can comfortably overcome squeeze or pump-out issue during highly accelerated package reliability tests. Package designers typically focus more on the thermal issues for TIM performance evaluation, characterization, and formulation, but there is not much study available [2-9] on TIM degradation in the packages and its actual thermal performance. Costly gel, grease, or solder polymer type materials have very good thermal properties, but during actual package reliability test sometimes they perform poorly due to excessive voids, pump-out, interface delamination, and other degradation issues [1]. This study started to meet more demanding thermal solutions by maintaining comprehensive TIM selection methodology with standard testing processes and materials to quantify future thermal load. While thermal performance is the primary target, mechanical vs thermal performance tradeoffs are investigated through extensive package reliability analysis for high power flip chip packages.
引用
收藏
页数:7
相关论文
共 15 条
[1]  
[Anonymous], 2005, INTEL TECHNOLOGY J, V9
[2]  
Bharatham L, 2005, EL PACKAG TECH CONF, P537
[3]  
Chaowasakoo Tanawan, 25 IEEE SEMI THERM S, P180
[4]  
Galloway Jesse, ITHERM 2008, P388
[5]   Technical Review of Characterization Methods for Thermal Interface Materials (TIM) [J].
Goel, Nitin ;
Bhattacharya, A. ;
Cervantes, Joseph A. ;
Mongia, Rajiv K. ;
Machiroutu, Sridhar V. ;
Lin, Hau-Lan ;
Huang, Ya-Chi ;
Fan, Kuang-Cheng ;
Denq, Bar-Long ;
Liu, Chen-Hua ;
Lin, Chun-Hung ;
Tien, Chi-Wei ;
Pan, Jenq-Haur .
EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, :1461-+
[6]   Voids in thermal interface material layers and their effect on thermal performance [J].
Gowda, A ;
Esler, D ;
Tonapi, S .
6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, :41-46
[7]  
Gupta A, 2006, THERMAL THERMOMECHAN, P945, DOI [10.1109/ITHERM.2006.1645447, DOI 10.1109/ITHERM.2006.1645447]
[8]  
Islam Nokibul, ITHERM 2008, P259
[9]   Thermal performance of flip chip ball grid array packages [J].
Joiner, B ;
de Oca, TM .
EIGHTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2002, 2002, :50-56
[10]  
Kohli Punit, 2001, EL COMP TECHN C