The impact of device scaling and power supply change on CMOS gate performance

被引：42
|
作者：
Chen, K
Wann, HC
Ko, PK
Hu, CM
机构：
[1] Dept. of Elec. Eng. and Comp. Sci., University of California, Berkeley
来源：
IEEE ELECTRON DEVICE LETTERS | 1996年 / 17卷 / 05期
关键词：
D O I：
10.1109/55.491829
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Based a new empirical mobility model that's solely dependent on T-gs, V-t, and T-ox and a corresponding saturation drain current (I-dsat) model, the impact of device scaling and power supply voltage change on CMOS inverter's performance is investigated in this paper, It shows that the T-ox which maximizes inverter's speed may be thicker than reliability consideration requires, In addition, very high speed can be achieved even at low V-dd (for low power applications) if V-t can be lowered.
引用
收藏
页码：202 / 204
页数：3
相关论文
共 50 条
  • [1] Impact of device scaling on the 1/f noise performance of deep submicrometer thin gate oxide CMOS devices
    Chew, Kok Wai
    Yeo, Kiat Seng
    Chu, Shao-Fu Sanford
    Cheng, Michael
    SOLID-STATE ELECTRONICS, 2006, 50 (7-8) : 1219 - 1226
  • [2] Impact of metal gate work function on nano CMOS device performance
    Hou, YT
    Low, T
    Xu, B
    Li, MF
    Samudra, G
    Kwong, DL
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 57 - 60
  • [3] A NOVEL-APPROACH TO SILICON GATE CMOS DEVICE SCALING
    KING, JH
    SOLID-STATE ELECTRONICS, 1983, 26 (09) : 879 - &
  • [4] The impact of device footprint scaling on high-performance CMOS logic technology
    Deng, Jie
    Kim, Keunwoo
    Chuang, Ching-Te
    Wong, H.-S. Philip
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1148 - 1155
  • [5] Supply and threshold voltage scaling for low power CMOS
    Gonzalez, R
    Gordon, BM
    Horowitz, MA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (08) : 1210 - 1216
  • [6] Impact of CMOS device scaling in ASICs on radiation immunity
    Ragaie, H
    Kayed, S
    FIRST EGYPTIAN WORKSHOP ON ADVANCEMENTS OF ELECTRONIC DEVICES (EWAED), 2002, : 17 - +
  • [7] CMOS Gate Height Scaling
    Ren, Zhibin
    Schonenberg, K. T.
    Ontalus, V.
    Lauer, I.
    Butt, S. A.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 41 - +
  • [8] Performance of CMOS and floating-gate full-adders circuits at subthreshold power supply
    Alfredsson, Jon
    Aunet, Snorre
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 536 - +
  • [9] Impact of scaling on analog/RF CMOS performance
    Mercha, A
    Jeamsaksiri, W
    Ramos, J
    Linten, D
    Jenei, S
    Wambacq, P
    Decoutere, S
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 147 - 152
  • [10] A Novel High Performance Low Power CMOS NOR Gate Using Voltage Scaling and MTCMOS Technique
    Handa, Ankish
    Chawla, Jitesh
    Sharma, Geetanjali
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 624 - 629
12345