Vertical MMI Coupler for 3D Photonic Integrated Circuits

被引：3
|
作者：
Kirita, Ken [1 ]
Koyama, Fumio [1 ]
机构：
[1] Tokyo Inst Technol, Microsyst Res Ctr, P&I Lab, Midori Ku, Yokohama, Kanagawa 2268503, Japan
来源：
2009 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1AND 2 | 2009年
关键词：
OPTICAL WAVE-GUIDES;
D O I：
10.1109/LEOS.2009.5343190
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We propose a vertical MMI coupler connecting stacked PLCs for making 3D photonic integrated circuits. The ARROW based vertical MMI with a reflector enables compact vertical interconnections. The calculated insertion loss and return loss are below 1 dB and over 30 dB, respectively.
引用
收藏
页码：477 / 478
页数：2
相关论文
共 50 条
  • [41] 3D silicon photonic-electronic integrated circuits for computing, networking, and imaging applications
    Yoo, S. J. Ben
    23RD OPTO-ELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC2018), 2018,
  • [42] Integrated Circuits 3D Silicon Integration
    Chammah, T.
    Giuma, T.
    2009 FOURTH INTERNATIONAL CONFERENCE ON SYSTEMS (ICONS), 2009, : 204 - 209
  • [43] Low bending loss waveguide opens the avenue to downsizing of 3D photonic integrated circuits
    YongFeng Lu
    Science China(Physics,Mechanics & Astronomy), 2018, (07) : 107 - 108
  • [44] Enhanced thermal dissipation for BCB-bonded 3D integrated membrane photonic circuits
    Abdi, Salim
    Williams, Kevin
    Jiao, Yuqing
    JOURNAL OF PHYSICS-PHOTONICS, 2025, 7 (02):
  • [45] Low bending loss waveguide opens the avenue to downsizing of 3D photonic integrated circuits
    Lu, YongFeng
    SCIENCE CHINA-PHYSICS MECHANICS & ASTRONOMY, 2018, 61 (07)
  • [46] Analytical Test of 3D Integrated Circuits
    Robertazzi, Raphael
    Scheurman, Micheal
    Wordeman, Matt
    Tian, Shurong
    Tyberg, Christy
    2017 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2017,
  • [47] 3D Integration of standard integrated circuits
    Puschmann, Rene
    Boettcher, Mathias
    Bartusseck, Irene
    Windrich, Frank
    Fiedler, Conny
    John, Peggy
    Manier, Charles
    Zoschke, Kai
    Grafe, Juergen
    Oppermann, Hermann
    Wolf, M. Juergen
    Lang, K. Dieter
    Ziesmann, Michael
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [48] Test Challenges for 3D Integrated Circuits
    Lee, Hsien-Hsin S.
    Chakrabarty, Krishnendu
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (05): : 26 - 35
  • [49] Placement and routing in 3D integrated circuits
    Ababei, C
    Feng, Y
    Goplen, B
    Mogal, H
    Zhang, TP
    Bazargan, K
    Sapatnekar, S
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 520 - 531
  • [50] 3D Integrated Circuits Multifactor Placement
    Melikyan, V. Sh.
    Harutyunyan, A. G.
    2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
12345