A systematic error model of high-resolution pipelined analog-to-digital converters

被引:0
作者
Chen, Tingqian [1 ]
Yao, Bingkun [1 ]
Xu, Jun [1 ]
Ren, Junyan [1 ]
机构
[1] Fudan Univ, Dept Microelect, ASIC & Syst State Key Lab, Shanghai 200433, Peoples R China
来源
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II | 2006年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work presents a systematic error model of high-resolution pipelined analog-to-digital converters (ADCs) implemented in MATLAB. Many errors limit linearity or noise performance of high-resolution ADCs, such as sampling distortion, slew-rate (SR) limiting, closed-loop gain variation of amplifiers, capacitor mismatch, clock jitter and thermal noise. All errors mentioned above are analyzed and modeled in a set of explicit mathematic expressions. Simulation results based on this model are compared with measured results of a 10-bit prototype ADC.
引用
收藏
页码:158 / +
页数:2
相关论文
共 6 条
[1]   A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR [J].
Chiu, Y ;
Gray, PR ;
Nikolic, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (12) :2139-2151
[2]   Least mean square adaptive digital background calibration of pipelined analog-to-digital converters [J].
Chiu, Y ;
Tsang, CW ;
Nikolic, B ;
Gray, PR .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (01) :38-46
[3]  
FOLKESSON K, 2005, P IEEE INT S CIRCUIT, V6, P5625
[4]   A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration [J].
Grace, CR ;
Hurst, PJ ;
Lewis, SH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) :1038-1046
[5]   A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification [J].
Murmann, B ;
Boser, BE .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) :2040-2050
[6]   A 3-V 340-mW 14-b 75-msample/s CMOS ADC with 85-dB SFDR at Nyquist input [J].
Yang, WH ;
Kelly, D ;
Mehr, I ;
Sayuk, MT ;
Singer, L .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (12) :1931-1936