共 50 条
- [41] VLSI Architecture Design of Motion Vector Processor for H.264/AVC 2008 15TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-5, 2008, : 1412 - 1415
- [42] VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 53 (03): : 335 - 347
- [43] Motion compensation memory access optimization strategies for H.264/AVC decoder 2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 97 - 100
- [44] An H.264/AVC Decoder with Reduced External Memory Access for Motion Compensation IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2011, E94D (04): : 798 - 808
- [45] An optimal Transform Architecture for H.264/AVC 2009 INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES, 2009, : 24 - +
- [46] SNR scalability in H.264/AVC using data partitioning ADVANCES IN MULTIMEDIA INFORMATION PROCESSING - PCM 2006, PROCEEDINGS, 2006, 4261 : 329 - +
- [47] Combined scalability support for the scalable extension of H.264/AVC 2005 IEEE International Conference on Multimedia and Expo (ICME), Vols 1 and 2, 2005, : 446 - 449