Drift reduction for a H.264/AVC fine grain scalability with motion compensation architecture

被引:0
|
作者
Ascenso, J
Pereira, F
机构
来源
ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5 | 2004年
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The recent advances in non-scalable video encoding brought by the H.264/AVC standard offered significant improvements in tenus of rate-distortion performance. This paper proposes a H.264/AVC based fine grain scalable video encoder which also exploits the motion compensation tools of the H.264/AVC standard to explore the temporal redundancy in the enhancement layer. The enhancement layer is predicted from a high quality reference obtained from past information of the enhancement and base layers. One of the drawbacks of this architecture is the drift effect., which occurs when part of the enhancement layer used for prediction is not received by the decoder. The drift reduction approaches here proposed simultaneously allow improvements in the coding efficiency and a reduction of the drift effect. The experimental results show improvements LIP to 2 dB in coding efficiency in comparison to Intra coding (like used by the MPEG-4 FGS standard) using the MPEG-4 testing conditions.
引用
收藏
页码:2259 / 2262
页数:4
相关论文
共 50 条
  • [31] Architecture design of fine grain SNR scalable encoder with CABAC for H.264/AVC scalable extension
    Chen, Yu-Jen
    Chen, Yi-Hau
    Chuang, Tzu-Der
    Li, Chung-Te
    Chien, Shao-Yi
    Chen, Liang-Gee
    2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 515 - 520
  • [32] Architecture Design of Fine Grain Quality Scalable Encoder with CABAC for H.264/AVC Scalable Extension
    Tzu-Der Chuang
    Yu-Jen Chen
    Yi-Hau Chen
    Shao-Yi Chien
    Liang-Gee Chen
    Journal of Signal Processing Systems, 2010, 60 : 363 - 375
  • [33] An Efficient Parallel Architecture for H.264/AVC Fractional Motion Estimation
    Zhao, Zhuo
    Liang, Ping
    INTELLIGENT INTERACTIVE MULTIMEDIA SYSTEMS AND SERVICES (IIMSS 2011), 2011, 11 : 133 - 141
  • [34] Efficient hardware architecture for motion estimation based on AVC/H.264
    Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin 150001, China
    Gaojishu Tongxin, 2006, 10 (1001-1005):
  • [35] Architecture Design of Fine Grain Quality Scalable Encoder with CABAC for H.264/AVC Scalable Extension
    Chuang, Tzu-Der
    Chen, Yu-Jen
    Chen, Yi-Hau
    Chien, Shao-Yi
    Chen, Liang-Gee
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 60 (03): : 363 - 375
  • [36] VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC
    Yi-Hau Chen
    Tung-Chien Chen
    Shao-Yi Chien
    Yu-Wen Huang
    Liang-Gee Chen
    Journal of Signal Processing Systems, 2008, 53 : 335 - 347
  • [37] UMHexagonS algorithm based motion estimation architecture for H.264/AVC
    Rahman, CA
    Badawy, W
    Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 207 - 210
  • [38] Algorithm and Architecture for Quarter Pixel Motion Estimation for H.264/AVC
    Chatterjee, Sumit K.
    Chakrabarti, Indrajit
    2013 FOURTH NATIONAL CONFERENCE ON COMPUTER VISION, PATTERN RECOGNITION, IMAGE PROCESSING AND GRAPHICS (NCVPRIPG), 2013,
  • [39] New VLSI architecture for fractional motion estimation of H.264/AVC
    Zheng, Zhao-Qing
    Sang, Hong-Shi
    Lai, Xiao-Ling
    Shen, Xu-Bang
    Jisuanji Xuebao/Chinese Journal of Computers, 2007, 30 (12): : 2101 - 2108
  • [40] Cache Based Motion Compensation Architecture for Quad-HD H.264/AVC Video Decoder
    Zhou, Jinjia
    Zhou, Dajiang
    He, Gang
    Goto, Satoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (04): : 439 - 447