共 50 条
- [1] A VLSI architecture for motion compensation interpolation in H.264/AVC 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 262 - 265
- [2] Motion compensation hardware accelerator architecture for H.264/AVC ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS, 2007, 4872 : 24 - +
- [3] FINE GRAIN SCALABILITY OF BITRATE USING AVC/H.264 BITSTREAM TRUNCATION PCS: 2009 PICTURE CODING SYMPOSIUM, 2009, : 397 - 400
- [4] Fine-grained scalability for H.264/AVC ISSPA 2005: The 8th International Symposium on Signal Processing and its Applications, Vols 1 and 2, Proceedings, 2005, : 247 - 250
- [5] A High Efficient Memory Architecture for H.264/AVC Motion Compensation 21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
- [6] Efficient interpolation architecture design for motion compensation in H.264/AVC Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2009, 43 (02): : 255 - 260
- [7] Cache organizations for H.264/AVC motion compensation 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2007, : 534 - +
- [8] Cache Optimization for H.264/AVC Motion Compensation IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (12): : 2902 - 2905
- [9] A hardware accelerator for H.264/AVC motion compensation 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 214 - 219
- [10] Error Drift Compensation for Data Hiding of the H.264/AVC CONTROL ENGINEERING AND APPLIED INFORMATICS, 2013, 15 (03): : 70 - 77