RF Extraction of Self-Heating Effects in FinFETs

被引:71
作者
Makovejev, Sergej [1 ]
Olsen, Sarah [1 ]
Raskin, Jean-Pierre [2 ]
机构
[1] Newcastle Univ, Sch Elect Elect & Comp Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England
[2] Catholic Univ Louvain, Inst Informat & Commun Technol, B-1348 Louvain, Belgium
关键词
FinFET; radio frequency (RF) characterization; RF extraction method; self-heating effects; silicon on insulator (SOI); SOI MOSFETS; DEVICES; PERFORMANCE; CONDUCTANCE; SIMULATION; CIRCUIT;
D O I
10.1109/TED.2011.2162333
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multigate semiconductor devices are celebrated for improved electrostatic control and reduced short-channel effects. However, nonplanar architectures suffer from increases of access resistances and capacitances, as well as self-heating effects due to confinement and increased phonon boundary scattering. In silicon-on-insulator (SOI) technology, the self-heating effects are aggravated by the presence of a thick buried oxide with low thermal conductivity, which prevents effective heat removal from the device active region to the Si substrate. Due to the shrinking of device dimensions in the nanometer scale, the thermal time constant that characterizes the dynamic self-heating is significantly reduced, and radio frequency extraction techniques are needed. The dynamic self-heating effect is characterized in n-channel SOI FinFETs, and the dependence of thermal resistance on FinFET geometry is discussed. It is experimentally confirmed that the fin width and the number of parallel fins are the most important parameters for thermal management in FinFETs, whereas fin spacing plays a less significant role.
引用
收藏
页码:3335 / 3341
页数:7
相关论文
共 19 条
[1]  
[Anonymous], IEEE INT EL DEV M IE
[2]  
BAUREIS P, 1993, P GAAS IC S, P263
[3]   Simulation of self-heating effects in different SOI MOS architectures [J].
Braccioli, M. ;
Curatola, G. ;
Yang, Y. ;
Sangiorgi, E. ;
Fiegna, C. .
SOLID-STATE ELECTRONICS, 2009, 53 (04) :445-451
[4]  
BRACCIOLI M, 2010, P ULT INT SIL C GLAS, P81
[5]  
Hisamoto D, 2000, IEEE T ELECTRON DEV, V47, P2320, DOI 10.1109/16.887014
[6]   SOI thermal impedance extraction methodology and its significance for circuit simulation [J].
Jin, W ;
Liu, WD ;
Fung, SKH ;
Chan, PCH ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (04) :730-736
[7]   Silicon-on-Nothing MOSFETs: An efficient solution for parasitic substrate coupling suppression in SOI devices [J].
Kilchytska, V. ;
Flandre, D. ;
Raskin, J. -P .
APPLIED SURFACE SCIENCE, 2008, 254 (19) :6168-6173
[8]   Floating effective back-gate effect on the small-signal output conductance of SOI MOSFETs [J].
Kilchytska, V ;
Levacq, D ;
Lederer, D ;
Raskin, JP ;
Flandre, D .
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (06) :414-416
[9]   Modeling and analysis of self-heating in FinFET devices for improved circuit and EOS/ESD performance [J].
Kolluri, Seshadri ;
Endo, Kazuhiko ;
Suzuki, Eiichi ;
Banerjee, Kaustav .
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, :177-+
[10]  
LIM T, 2008, IEEE T ELECTRON DEV, V55, P2718